index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcg
/
ppc
/
tcg-target.h
Age
Commit message (
Expand
)
Author
Files
Lines
2014-06-23
tcg-ppc: Merge cache-utils into the backend
Richard Henderson
1
-0
/
+2
2014-06-23
tcg-ppc: Rename the tcg/ppc64 backend
Richard Henderson
1
-0
/
+109
2014-06-23
tcg-ppc: Remove the backend
Richard Henderson
1
-109
/
+0
2014-06-04
tcg: Remove TCG_TARGET_HAS_new_ldst
Richard Henderson
1
-2
/
+0
2014-05-12
tcg-ppc: Define TCG_TARGET_INSN_UNIT_SIZE
Richard Henderson
1
-0
/
+1
2014-04-18
tcg: Use HOST_WORDS_BIGENDIAN
Richard Henderson
1
-1
/
+0
2014-04-18
tcg: Relax requirement for mulu2_i32 on 32-bit hosts
Richard Henderson
1
-0
/
+1
2013-10-12
tcg-ppc: Support new ldst opcodes
Richard Henderson
1
-1
/
+1
2013-10-10
tcg: Add qemu_ld_st_i32/64
Richard Henderson
1
-0
/
+2
2013-09-02
tcg: Change tcg_qemu_tb_exec return to uintptr_t
Richard Henderson
1
-1
/
+1
2013-09-02
tcg: Add muluh and mulsh opcodes
Richard Henderson
1
-0
/
+2
2013-07-09
tcg-ppc: Don't implement rem
Richard Henderson
1
-1
/
+1
2013-07-09
tcg: Split rem requirement from div requirement
Richard Henderson
1
-0
/
+1
2013-02-23
tcg: Add signed multiword multiplication operations
Richard Henderson
1
-0
/
+1
2013-02-17
tcg/ppc: Fix build of tcg_qemu_tb_exec()
Andreas Färber
1
-1
/
+1
2012-12-19
janitor: add guards to headers
Paolo Bonzini
1
-0
/
+3
2012-10-12
tcg: Remove TCG_TARGET_HAS_GUEST_BASE define
Peter Maydell
1
-2
/
+0
2012-09-22
tcg/ppc32: Implement movcond32
malc
1
-1
/
+1
2012-09-21
tcg: Introduce movcond
Richard Henderson
1
-0
/
+1
2012-03-18
i386: Remove REGPARM
Blue Swirl
1
-1
/
+1
2011-11-14
tcg: Standardize on TCGReg as the enum for hard registers
Richard Henderson
1
-2
/
+2
2011-10-31
tcg: TCG targets may define tcg_qemu_tb_exec
Stefan Weil
1
-0
/
+4
2011-10-01
tcg: Don't declare TCG_TARGET_REG_BITS in tcg-target.h
Stefan Weil
1
-1
/
+0
2011-08-22
tcg/ppc32: implement deposit_i32
malc
1
-1
/
+1
2011-08-21
tcg: Always define all of the TCGOpcode enum members.
Richard Henderson
1
-15
/
+16
2010-08-15
TCG: Fix Darwin/ppc calling convention recognition
Andreas Färber
1
-1
/
+1
2010-04-06
tcg/ppc: Implment bswap16/32
malc
1
-2
/
+2
2010-04-05
tcg/ppc: Implement eqv, nand and nor
malc
1
-3
/
+3
2010-03-26
tcg: Allow target-specific implementation of NOR.
Richard Henderson
1
-0
/
+1
2010-03-26
tcg: Allow target-specific implementation of NAND.
Richard Henderson
1
-0
/
+1
2010-03-26
tcg: Allow target-specific implementation of EQV.
Richard Henderson
1
-0
/
+1
2010-03-26
remove remaining occurrences AREG[1-9] and TCG_AREG[1-9]
Paolo Bonzini
1
-2
/
+0
2010-02-22
tcg/ppc: Implement some of the optional ops
malc
1
-8
/
+8
2010-02-20
tcg: Add comments for all optional instructions not implemented.
Richard Henderson
1
-1
/
+9
2010-02-20
Use ppc host calling convention definitions to set TCG_TARGET_CALL_{ALIGN_ARG...
Juergen Lock
1
-3
/
+3
2009-07-18
PPC 32/64 GUEST_BASE support
malc
1
-0
/
+2
2009-03-08
Prune unused TCG_AREGs
blueswir1
1
-1
/
+0
2008-12-10
Introduce and use cache-utils.[ch]
malc
1
-21
/
+0
2008-11-18
Preliminary AIX support
malc
1
-2
/
+6
2008-08-03
Account for MacOS X ABI reserved space in linkage area (Andreas Faerber)
malc
1
-1
/
+1
2008-08-03
Preliminary MacOS X on PPC32 support
malc
1
-1
/
+5
2008-07-23
Provide extNs_M instructions
malc
1
-0
/
+2
2008-06-09
Use rem/div[u]_i32 drop div[u]2_i32
malc
1
-0
/
+1
2008-05-25
ppc TCG target (malc)
bellard
1
-0
/
+98