index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcg
/
loongarch64
Age
Commit message (
Expand
)
Author
Files
Lines
2023-11-06
tcg: Remove TCG_TARGET_HAS_neg_{i32,i64}
Richard Henderson
1
-2
/
+0
2023-11-06
tcg/loongarch64: Implement neg opcodes
Richard Henderson
2
-2
/
+11
2023-11-06
tcg: Remove TCG_TARGET_HAS_movcond_{i32,i64}
Richard Henderson
1
-2
/
+0
2023-11-06
tcg/loongarch64: Use cpuinfo.h
Richard Henderson
2
-11
/
+5
2023-11-06
tcg/loongarch64: Use C_N2_I1 for INDEX_op_qemu_ld_a*_i128
Richard Henderson
2
-7
/
+12
2023-10-22
tcg/loongarch64: Use tcg_use_softmmu
Richard Henderson
1
-65
/
+61
2023-10-07
tcg: Correct invalid mentions of 'softmmu' by 'system-mode'
Philippe Mathieu-Daudé
1
-2
/
+2
2023-10-04
tcg/loongarch64: Fix buid error
gaosong
1
-33
/
+35
2023-09-16
tcg: Add tcg_out_tb_start backend hook
Richard Henderson
1
-0
/
+5
2023-09-16
tcg/loongarch64: Implement 128-bit load & store
Jiajie Chen
3
-1
/
+62
2023-09-15
tcg/loongarch64: Lower rotli_vec to vrotri
Jiajie Chen
2
-1
/
+22
2023-09-15
tcg/loongarch64: Lower rotv_vec ops to LSX
Jiajie Chen
2
-1
/
+15
2023-09-15
tcg/loongarch64: Lower vector shift integer ops
Jiajie Chen
2
-1
/
+22
2023-09-15
tcg/loongarch64: Lower bitsel_vec to vbitsel
Jiajie Chen
3
-2
/
+12
2023-09-15
tcg/loongarch64: Lower vector shift vector ops
Jiajie Chen
2
-1
/
+25
2023-09-15
tcg/loongarch64: Lower vector saturated ops
Jiajie Chen
2
-1
/
+33
2023-09-15
tcg/loongarch64: Lower vector min max ops
Jiajie Chen
2
-1
/
+33
2023-09-15
tcg/loongarch64: Lower mul_vec to vmul
Jiajie Chen
2
-1
/
+9
2023-09-15
tcg/loongarch64: Lower neg_vec to vneg
Jiajie Chen
2
-1
/
+9
2023-09-15
tcg/loongarch64: Lower vector bitwise operations
Jiajie Chen
3
-4
/
+50
2023-09-15
tcg/loongarch64: Lower add/sub_vec to vadd/vsub
Jiajie Chen
3
-0
/
+63
2023-09-15
tcg/loongarch64: Lower cmp_vec to vseq/vsle/vslt
Jiajie Chen
3
-0
/
+67
2023-09-15
tcg: pass vece to tcg_target_const_match()
Jiajie Chen
1
-1
/
+1
2023-09-15
tcg/loongarch64: Lower basic tcg vec ops to LSX
Jiajie Chen
5
-2
/
+270
2023-09-15
tcg/loongarch64: Import LSX instructions
Jiajie Chen
1
-1
/
+6018
2023-08-24
tcg: Introduce negsetcond opcodes
Richard Henderson
1
-0
/
+3
2023-08-24
tcg: Unify TCG_TARGET_HAS_extr[lh]_i64_i32
Richard Henderson
1
-2
/
+1
2023-06-05
tcg: Split out tcg-target-reg-bits.h
Richard Henderson
2
-11
/
+21
2023-06-05
tcg: Add tlb_fast_offset to TCGContext
Richard Henderson
1
-3
/
+4
2023-06-05
tcg: Widen CPUTLBEntry comparators to 64-bits
Richard Henderson
1
-0
/
+1
2023-05-16
tcg: Add page_bits and page_mask to TCGContext
Richard Henderson
1
-2
/
+2
2023-05-16
tcg/loongarch64: Remove TARGET_LONG_BITS, TCG_TYPE_TL
Richard Henderson
1
-4
/
+5
2023-05-16
tcg: Split INDEX_op_qemu_{ld,st}* for guest address size
Richard Henderson
1
-8
/
+16
2023-05-16
tcg/loongarch64: Use atom_and_align_for_opc
Richard Henderson
1
-1
/
+5
2023-05-16
tcg: Add INDEX_op_qemu_{ld,st}_i128
Richard Henderson
1
-0
/
+1
2023-05-16
tcg: Introduce tcg_target_has_memory_bswap
Richard Henderson
2
-2
/
+5
2023-05-16
tcg/loongarch64: Support softmmu unaligned accesses
Richard Henderson
1
-7
/
+12
2023-05-16
tcg/loongarch64: Check the host supports unaligned accesses
Richard Henderson
1
-0
/
+9
2023-05-16
tcg/loongarch64: Use full load/store helpers in user-only mode
Richard Henderson
1
-30
/
+0
2023-05-16
tcg: Unify helper_{be,le}_{ld,st}*
Richard Henderson
1
-23
/
+0
2023-05-11
tcg/loongarch64: Simplify constraints on qemu_ld/st
Richard Henderson
3
-22
/
+4
2023-05-11
tcg/loongarch64: Convert tcg_out_qemu_{ld,st}_slow_path
Richard Henderson
1
-26
/
+11
2023-05-11
tcg/loongarch64: Introduce prepare_host_addr
Richard Henderson
1
-148
/
+103
2023-05-05
tcg/loongarch64: Introduce HostAddress
Richard Henderson
1
-25
/
+30
2023-05-05
tcg/loongarch64: Rationalize args to tcg_out_qemu_{ld,st}
Richard Henderson
1
-56
/
+40
2023-05-02
tcg/loongarch64: Conditionalize tcg_out_exts_i32_i64
Richard Henderson
1
-1
/
+3
2023-04-23
tcg: Introduce tcg_out_xchg
Richard Henderson
1
-0
/
+5
2023-04-23
tcg: Introduce tcg_out_movext
Richard Henderson
1
-45
/
+8
2023-04-23
tcg: Split out tcg_out_extrl_i64_i32
Richard Henderson
1
-4
/
+6
2023-04-23
tcg: Split out tcg_out_extu_i32_i64
Richard Henderson
1
-4
/
+6
[next]