aboutsummaryrefslogtreecommitdiff
path: root/target/xtensa
AgeCommit message (Expand)AuthorFilesLines
2022-01-08exec/memop: Adding signedness to quad definitionsFrédéric Pétrot1-2/+2
2021-11-03Merge remote-tracking branch 'remotes/vivier/tags/trivial-branch-for-6.2-pull...Richard Henderson1-1/+1
2021-11-02target/xtensa: Make xtensa_cpu_tlb_fill sysemu onlyRichard Henderson3-23/+3
2021-10-31monitor: Trim some trailing space from human-readable outputMarkus Armbruster1-1/+1
2021-10-15target/xtensa: Drop check for singlestep_enabledRichard Henderson1-17/+8
2021-10-05target/xtensa: list cores in a text filePaolo Bonzini3-2/+14
2021-09-21hw/core: Make do_unaligned_access noreturnRichard Henderson1-2/+2
2021-09-21include/exec: Move cpu_signal_handler declarationRichard Henderson1-2/+0
2021-09-14target/xtensa: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé3-8/+5
2021-09-14target/xtensa: Restrict do_transaction_failed() to sysemuPhilippe Mathieu-Daudé1-0/+2
2021-09-14accel/tcg: Add DisasContextBase argument to translator_ld*Ilya Leoshkevich1-2/+3
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson1-17/+0
2021-07-12Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210710' into...Peter Maydell1-6/+1
2021-07-11Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell1-0/+2
2021-07-09target/xtensa/xtensa-semi: Fix compilation problem on HaikuThomas Huth1-45/+39
2021-07-09target/xtensa: Use translator_use_goto_tbRichard Henderson1-5/+1
2021-07-09tcg: Avoid including 'trace-tcg.h' in target translate.cPhilippe Mathieu-Daudé1-1/+0
2021-07-09meson: Introduce target-specific KconfigPhilippe Mathieu-Daudé1-0/+2
2021-05-26hw/core: Constify TCGCPUOpsRichard Henderson1-1/+1
2021-05-26cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé1-0/+6
2021-05-26cpu: Assert DeviceClass::vmsd is NULL on user emulationPhilippe Mathieu-Daudé1-1/+3
2021-05-20target/xtensa: clean up unaligned accessMax Filippov2-66/+67
2021-05-20target/xtensa: fix access ring in l32exMax Filippov1-1/+1
2021-05-20target/xtensa: don't generate extra EXCP_DEBUG on exceptionMax Filippov4-19/+0
2021-05-20target/xtensa: Make sure that tb->size != 0Ilya Leoshkevich1-0/+3
2021-05-02Do not include exec/address-spaces.h if it's not really necessaryThomas Huth1-1/+0
2021-04-03target/xtensa: make xtensa_modules static on importMax Filippov1-0/+1
2021-04-03target/xtensa: fix meson.build rule for xtensa coresMax Filippov2-12/+4
2021-03-10semihosting: Move include/hw/semihosting/ -> include/semihosting/Philippe Mathieu-Daudé2-2/+2
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana1-7/+16
2021-02-05cpu: move do_unaligned_access to tcg_opsClaudio Fontana1-1/+1
2021-02-05cpu: move cc->transaction_failed to tcg_opsClaudio Fontana2-3/+3
2021-02-05cpu: move cc->do_interrupt to tcg_opsClaudio Fontana1-1/+1
2021-02-05cpu: Move debug_excp_handler to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Move tlb_fill to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Move cpu_exec_* to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Introduce TCGCpuOperations structEduardo Habkost1-1/+1
2020-11-15xtensa tcg cpus: Fix Lesser GPL version numberChetan Pant1-1/+1
2020-11-13hmp: Pass monitor to mon_get_cpu_env()Kevin Wolf1-1/+1
2020-10-26target/xtensa: enable all coprocessors for linux-userMax Filippov1-0/+1
2020-09-23qemu/atomic.h: rename atomic_ to qatomic_Stefan Hajnoczi2-3/+3
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost1-1/+1
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost1-4/+2
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost1-6/+2
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost1-3/+5
2020-08-21target/xtensa: import DSP3400 coreMax Filippov6-0/+173129
2020-08-21target/xtensa: import de233_fpu coreMax Filippov6-0/+22538
2020-08-21target/xtensa: implement FPU division and square rootMax Filippov3-0/+132
2020-08-21target/xtensa: add DFPU registers and opcodesMax Filippov6-34/+1413