aboutsummaryrefslogtreecommitdiff
path: root/target/xtensa
AgeCommit message (Expand)AuthorFilesLines
2018-06-30xtensa: Avoid calling get_page_addr_code() from helper functionPeter Maydell1-1/+5
2018-06-30target/xtensa: Convert to TranslatorOpsRichard Henderson1-101/+116
2018-06-30target/xtensa: Change gen_intermediate_code dc to pointerRichard Henderson1-61/+61
2018-06-30target/xtensa: Convert to DisasContextBaseRichard Henderson1-47/+44
2018-06-30target/xtensa: Replace DISAS_UPDATE with DISAS_NORETURNRichard Henderson1-12/+9
2018-06-30target/xtensa: check zero overhead loop alignmentMax Filippov3-0/+9
2018-06-28move public invalidate APIs out of translate-all.{c,h}, clean upPaolo Bonzini1-8/+1
2018-06-08target/xtensa: Add trailing '\n' to qemu_log() callsPhilippe Mathieu-Daudé1-3/+3
2018-06-04Merge remote-tracking branch 'remotes/rth/tags/tcg-next-pull-request' into st...Peter Maydell1-2/+2
2018-06-01tcg: Pass tb and index to tcg_gen_exit_tb separatelyRichard Henderson1-2/+2
2018-06-01Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell7-7/+1
2018-06-01target: Do not include "exec/exec-all.h" if it is not necessaryPhilippe Mathieu-Daudé7-7/+0
2018-05-31target/xtensa: Include "qemu/timer.h" to use NANOSECONDS_PER_SECONDPhilippe Mathieu-Daudé1-0/+1
2018-05-31Make tb_invalidate_phys_addr() take a MemTxAttrs argumentPeter Maydell1-1/+2
2018-05-21Merge remote-tracking branch 'remotes/mjt/tags/trivial-patches-fetch' into st...Peter Maydell6-167/+56
2018-05-20Remove unnecessary variables for function return valueLaurent Vivier6-167/+56
2018-05-18target/xtensa: Honor CPU_DUMP_FPURichard Henderson1-1/+2
2018-05-11Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20180510'...Peter Maydell1-17/+33
2018-05-10target/xtensa: Use new min/max expandersRichard Henderson1-17/+33
2018-05-09target/xtensa: avoid integer overflow in next_page PC checkEmilio G. Cota1-5/+4
2018-04-11icount: fix cpu_restore_state_from_tb for non-tb-exit casesPavel Dovgalyuk1-2/+2
2018-03-26target/xtensa: fix timers testMax Filippov1-1/+1
2018-03-26target/xtensa/import_core.sh: fix #include <xtensa-isa.h>Max Filippov1-0/+1
2018-03-26target/xtensa: add .inc. to non-top level source file namesMax Filippov15-13/+13
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov1-2/+0
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov1-0/+1
2018-03-16target/xtensa: add linux-user supportMax Filippov7-40/+173
2018-03-13target/xtensa: support MTTCGMax Filippov2-15/+34
2018-03-13target/xtensa: use correct number of registers in gdbstubMax Filippov4-13/+41
2018-03-13target/xtensa: mark register windows in the dumpMax Filippov1-2/+7
2018-03-13target/xtensa: dump correct physical registersMax Filippov1-0/+1
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée2-1/+1
2018-02-09Clean up includesMarkus Armbruster6-3/+6
2018-02-09Use #include "..." for our own headers, <...> for othersMarkus Armbruster6-6/+6
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé1-2/+2
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier1-2/+2
2018-01-24Merge remote-tracking branch 'remotes/xtensa/tags/20180122-xtensa' into stagingPeter Maydell12-7/+27668
2018-01-22target/xtensa: disas/xtensa: fix coverity warningsMax Filippov1-2/+2
2018-01-22target/xtensa: add sample_controller coreMax Filippov5-0/+12216
2018-01-22target/xtensa: allow different default CPU for MMU/noMMUMax Filippov1-1/+6
2018-01-12target/xtensa: Remove duplicate typedef of DisasContextPeter Maydell1-2/+2
2018-01-11target/xtensa: add de212 coreMax Filippov5-0/+15440
2018-01-11target/xtensa: fix default sysrom/sysram addressesMax Filippov1-4/+4
2018-01-09target/xtensa: implement disassemblerMax Filippov1-0/+9
2018-01-09target/xtensa: implement const16Max Filippov1-0/+14
2018-01-09target/xtensa: implement GPIO32Max Filippov2-0/+54
2018-01-09target/xtensa: implement salt/saltuMax Filippov1-0/+18
2018-01-09target/xtensa: add internal/noop SRs and opcodesMax Filippov2-0/+35
2018-01-09target/xtensa: drop DisasContext::litbaseMax Filippov1-22/+5
2018-01-09target/xtensa: use libisa for instruction decodingMax Filippov3-2144/+124