index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
Age
Commit message (
Expand
)
Author
Files
Lines
2018-06-30
xtensa: Avoid calling get_page_addr_code() from helper function
Peter Maydell
1
-1
/
+5
2018-06-30
target/xtensa: Convert to TranslatorOps
Richard Henderson
1
-101
/
+116
2018-06-30
target/xtensa: Change gen_intermediate_code dc to pointer
Richard Henderson
1
-61
/
+61
2018-06-30
target/xtensa: Convert to DisasContextBase
Richard Henderson
1
-47
/
+44
2018-06-30
target/xtensa: Replace DISAS_UPDATE with DISAS_NORETURN
Richard Henderson
1
-12
/
+9
2018-06-30
target/xtensa: check zero overhead loop alignment
Max Filippov
3
-0
/
+9
2018-06-28
move public invalidate APIs out of translate-all.{c,h}, clean up
Paolo Bonzini
1
-8
/
+1
2018-06-08
target/xtensa: Add trailing '\n' to qemu_log() calls
Philippe Mathieu-Daudé
1
-3
/
+3
2018-06-04
Merge remote-tracking branch 'remotes/rth/tags/tcg-next-pull-request' into st...
Peter Maydell
1
-2
/
+2
2018-06-01
tcg: Pass tb and index to tcg_gen_exit_tb separately
Richard Henderson
1
-2
/
+2
2018-06-01
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
7
-7
/
+1
2018-06-01
target: Do not include "exec/exec-all.h" if it is not necessary
Philippe Mathieu-Daudé
7
-7
/
+0
2018-05-31
target/xtensa: Include "qemu/timer.h" to use NANOSECONDS_PER_SECOND
Philippe Mathieu-Daudé
1
-0
/
+1
2018-05-31
Make tb_invalidate_phys_addr() take a MemTxAttrs argument
Peter Maydell
1
-1
/
+2
2018-05-21
Merge remote-tracking branch 'remotes/mjt/tags/trivial-patches-fetch' into st...
Peter Maydell
6
-167
/
+56
2018-05-20
Remove unnecessary variables for function return value
Laurent Vivier
6
-167
/
+56
2018-05-18
target/xtensa: Honor CPU_DUMP_FPU
Richard Henderson
1
-1
/
+2
2018-05-11
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20180510'...
Peter Maydell
1
-17
/
+33
2018-05-10
target/xtensa: Use new min/max expanders
Richard Henderson
1
-17
/
+33
2018-05-09
target/xtensa: avoid integer overflow in next_page PC check
Emilio G. Cota
1
-5
/
+4
2018-04-11
icount: fix cpu_restore_state_from_tb for non-tb-exit cases
Pavel Dovgalyuk
1
-2
/
+2
2018-03-26
target/xtensa: fix timers test
Max Filippov
1
-1
/
+1
2018-03-26
target/xtensa/import_core.sh: fix #include <xtensa-isa.h>
Max Filippov
1
-0
/
+1
2018-03-26
target/xtensa: add .inc. to non-top level source file names
Max Filippov
15
-13
/
+13
2018-03-19
cpu: get rid of unused cpu_init() defines
Igor Mammedov
1
-2
/
+0
2018-03-19
cpu: add CPU_RESOLVING_TYPE macro
Igor Mammedov
1
-0
/
+1
2018-03-16
target/xtensa: add linux-user support
Max Filippov
7
-40
/
+173
2018-03-13
target/xtensa: support MTTCG
Max Filippov
2
-15
/
+34
2018-03-13
target/xtensa: use correct number of registers in gdbstub
Max Filippov
4
-13
/
+41
2018-03-13
target/xtensa: mark register windows in the dump
Max Filippov
1
-2
/
+7
2018-03-13
target/xtensa: dump correct physical registers
Max Filippov
1
-0
/
+1
2018-02-21
target/*/cpu.h: remove softfloat.h
Alex Bennée
2
-1
/
+1
2018-02-09
Clean up includes
Markus Armbruster
6
-3
/
+6
2018-02-09
Use #include "..." for our own headers, <...> for others
Markus Armbruster
6
-6
/
+6
2018-02-05
qdev: use device_class_set_parent_realize/unrealize/reset()
Philippe Mathieu-Daudé
1
-2
/
+2
2018-01-25
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
1
-2
/
+2
2018-01-24
Merge remote-tracking branch 'remotes/xtensa/tags/20180122-xtensa' into staging
Peter Maydell
12
-7
/
+27668
2018-01-22
target/xtensa: disas/xtensa: fix coverity warnings
Max Filippov
1
-2
/
+2
2018-01-22
target/xtensa: add sample_controller core
Max Filippov
5
-0
/
+12216
2018-01-22
target/xtensa: allow different default CPU for MMU/noMMU
Max Filippov
1
-1
/
+6
2018-01-12
target/xtensa: Remove duplicate typedef of DisasContext
Peter Maydell
1
-2
/
+2
2018-01-11
target/xtensa: add de212 core
Max Filippov
5
-0
/
+15440
2018-01-11
target/xtensa: fix default sysrom/sysram addresses
Max Filippov
1
-4
/
+4
2018-01-09
target/xtensa: implement disassembler
Max Filippov
1
-0
/
+9
2018-01-09
target/xtensa: implement const16
Max Filippov
1
-0
/
+14
2018-01-09
target/xtensa: implement GPIO32
Max Filippov
2
-0
/
+54
2018-01-09
target/xtensa: implement salt/saltu
Max Filippov
1
-0
/
+18
2018-01-09
target/xtensa: add internal/noop SRs and opcodes
Max Filippov
2
-0
/
+35
2018-01-09
target/xtensa: drop DisasContext::litbase
Max Filippov
1
-22
/
+5
2018-01-09
target/xtensa: use libisa for instruction decoding
Max Filippov
3
-2144
/
+124
[next]