aboutsummaryrefslogtreecommitdiff
path: root/target/xtensa
AgeCommit message (Expand)AuthorFilesLines
2022-05-11Clean up decorations and whitespace around header guardsMarkus Armbruster2-6/+2
2022-05-11Normalize header guard symbol definitionMarkus Armbruster1-1/+1
2022-05-11Clean up header guards that don't match their file nameMarkus Armbruster2-9/+6
2022-05-06target/xtensa: implement cache test option opcodesMax Filippov1-0/+38
2022-05-06target/xtensa: add clock input to xtensa CPUMax Filippov3-3/+24
2022-05-06target/xtensa: import core lx106Simon Safar5-0/+8273
2022-05-06target/xtensa: use tcg_constant_* for remaining opcodesMax Filippov1-52/+25
2022-05-06target/xtensa: use tcg_constant_* for FPU conversion opcodesMax Filippov1-12/+6
2022-05-06target/xtensa: use tcg_constant_* for numbered special registersMax Filippov1-12/+4
2022-05-06target/xtensa: use tcg_constant_* for TLB opcodesMax Filippov1-8/+4
2022-05-06target/xtensa: use tcg_constant_* for exceptionsMax Filippov1-13/+5
2022-05-06target/xtensa: use tcg_contatnt_* for numeric literalsMax Filippov1-19/+9
2022-05-06target/xtensa: fix missing tcg_temp_free in gen_window_checkMax Filippov1-2/+2
2022-04-21compiler.h: replace QEMU_NORETURN with G_NORETURNMarc-André Lureau1-3/+3
2022-04-20exec/translator: Pass the locked filepointer to disas_log hookRichard Henderson1-3/+4
2022-04-06Remove qemu-common.h include from most unitsMarc-André Lureau4-4/+0
2022-04-06Move CPU softfloat unions to cpu-float.hMarc-André Lureau1-0/+1
2022-04-06Replace TARGET_WORDS_BIGENDIANMarc-André Lureau3-5/+5
2022-04-06Replace config-time define HOST_WORDS_BIGENDIANMarc-André Lureau1-1/+1
2022-03-06target: Use ArchCPU as interface to target CPUPhilippe Mathieu-Daudé1-1/+1
2022-03-06target: Introduce and use OBJECT_DECLARE_CPU_TYPE() macroPhilippe Mathieu-Daudé2-4/+1
2022-03-06target: Use CPUArchState as interface to target-specific CPU statePhilippe Mathieu-Daudé1-4/+3
2022-03-06target: Use forward declared type instead of structure typePhilippe Mathieu-Daudé1-1/+1
2022-02-21exec/exec-all: Move 'qemu/log.h' include in units requiring itPhilippe Mathieu-Daudé6-0/+6
2022-01-08exec/memop: Adding signedness to quad definitionsFrédéric Pétrot1-2/+2
2021-11-03Merge remote-tracking branch 'remotes/vivier/tags/trivial-branch-for-6.2-pull...Richard Henderson1-1/+1
2021-11-02target/xtensa: Make xtensa_cpu_tlb_fill sysemu onlyRichard Henderson3-23/+3
2021-10-31monitor: Trim some trailing space from human-readable outputMarkus Armbruster1-1/+1
2021-10-15target/xtensa: Drop check for singlestep_enabledRichard Henderson1-17/+8
2021-10-05target/xtensa: list cores in a text filePaolo Bonzini3-2/+14
2021-09-21hw/core: Make do_unaligned_access noreturnRichard Henderson1-2/+2
2021-09-21include/exec: Move cpu_signal_handler declarationRichard Henderson1-2/+0
2021-09-14target/xtensa: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé3-8/+5
2021-09-14target/xtensa: Restrict do_transaction_failed() to sysemuPhilippe Mathieu-Daudé1-0/+2
2021-09-14accel/tcg: Add DisasContextBase argument to translator_ld*Ilya Leoshkevich1-2/+3
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson1-17/+0
2021-07-12Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210710' into...Peter Maydell1-6/+1
2021-07-11Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell1-0/+2
2021-07-09target/xtensa/xtensa-semi: Fix compilation problem on HaikuThomas Huth1-45/+39
2021-07-09target/xtensa: Use translator_use_goto_tbRichard Henderson1-5/+1
2021-07-09tcg: Avoid including 'trace-tcg.h' in target translate.cPhilippe Mathieu-Daudé1-1/+0
2021-07-09meson: Introduce target-specific KconfigPhilippe Mathieu-Daudé1-0/+2
2021-05-26hw/core: Constify TCGCPUOpsRichard Henderson1-1/+1
2021-05-26cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé1-0/+6
2021-05-26cpu: Assert DeviceClass::vmsd is NULL on user emulationPhilippe Mathieu-Daudé1-1/+3
2021-05-20target/xtensa: clean up unaligned accessMax Filippov2-66/+67
2021-05-20target/xtensa: fix access ring in l32exMax Filippov1-1/+1
2021-05-20target/xtensa: don't generate extra EXCP_DEBUG on exceptionMax Filippov4-19/+0
2021-05-20target/xtensa: Make sure that tb->size != 0Ilya Leoshkevich1-0/+3