index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
Age
Commit message (
Expand
)
Author
Files
Lines
2024-01-29
include/qemu: Add TCGCPUOps typedef to typedefs.h
Richard Henderson
1
-1
/
+1
2024-01-29
target: Use vaddr in gen_intermediate_code
Anton Johansson
1
-1
/
+1
2024-01-26
target/xtensa: fix OOB TLB entry access
Max Filippov
1
-12
/
+35
2024-01-19
target/xtensa: use generic instruction breakpoint infrastructure
Max Filippov
5
-33
/
+47
2024-01-08
system/cpus: rename qemu_mutex_lock_iothread() to bql_lock()
Stefan Hajnoczi
1
-4
/
+4
2024-01-05
target/xtensa: Use generic cpu_list()
Gavin Shan
2
-12
/
+0
2024-01-05
cpu: Call object_class_dynamic_cast() once in cpu_class_by_name()
Philippe Mathieu-Daudé
1
-3
/
+1
2023-11-07
hw/cpu: Call object_class_is_abstract() once in cpu_class_by_name()
Philippe Mathieu-Daudé
1
-2
/
+1
2023-11-07
target: Move ArchCPUClass definition to 'cpu.h'
Philippe Mathieu-Daudé
2
-23
/
+18
2023-11-07
target/xtensa: Use env_archcpu() in update_c[compare|count]()
Philippe Mathieu-Daudé
1
-2
/
+2
2023-11-07
target: Declare FOO_CPU_TYPE_NAME/SUFFIX in 'cpu-qom.h'
Philippe Mathieu-Daudé
2
-3
/
+4
2023-11-07
target: Unify QOM style
Philippe Mathieu-Daudé
2
-4
/
+0
2023-10-22
target/xtensa: Use tcg_gen_sextract_i32
Richard Henderson
1
-11
/
+1
2023-10-07
meson: Rename target_softmmu_arch -> target_system_arch
Philippe Mathieu-Daudé
1
-1
/
+1
2023-10-04
accel/tcg: Remove cpu_set_cpustate_pointers
Richard Henderson
1
-1
/
+0
2023-10-04
accel/tcg: Replace CPUState.env_ptr with cpu_env()
Richard Henderson
1
-2
/
+2
2023-10-03
tcg: Rename cpu_env to tcg_env
Richard Henderson
1
-94
/
+94
2023-10-03
accel/tcg: Move CPUNegativeOffsetState into CPUState
Richard Henderson
1
-2
/
+1
2023-10-03
target/*: Add instance_align to all cpu base classes
Richard Henderson
1
-0
/
+1
2023-08-31
target/xtensa: Include missing 'qemu/atomic.h' header
Philippe Mathieu-Daudé
2
-0
/
+2
2023-08-31
target/helpers: Remove unnecessary 'qemu/main-loop.h' header
Philippe Mathieu-Daudé
5
-5
/
+0
2023-08-31
target/helpers: Remove unnecessary 'exec/cpu_ldst.h' header
Philippe Mathieu-Daudé
2
-2
/
+0
2023-07-06
target/xtensa: Assert that interrupt level is within bounds
Peter Maydell
1
-0
/
+3
2023-06-26
target: Widen pc/cs_base in cpu_get_tb_cpu_state
Anton Johansson
1
-2
/
+2
2023-06-20
meson: Replace softmmu_ss -> system_ss
Philippe Mathieu-Daudé
1
-3
/
+3
2023-06-05
accel/tcg: Introduce translator_io_start
Richard Henderson
1
-21
/
+6
2023-06-05
tcg: Pass TCGHelperInfo to tcg_gen_callN
Richard Henderson
1
-0
/
+4
2023-05-05
target/xtensa: Finish conversion to tcg_gen_qemu_{ld, st}_*
Richard Henderson
1
-2
/
+2
2023-03-13
target/xtensa: Remove `NB_MMU_MODES` define
Anton Johansson
1
-1
/
+0
2023-03-07
gdbstub: move register helpers into standalone include
Alex Bennée
13
-13
/
+13
2023-03-05
target/xtensa: Avoid tcg_const_i32
Richard Henderson
1
-3
/
+3
2023-03-05
target/xtensa: Split constant in bit shift
Richard Henderson
1
-4
/
+4
2023-03-05
target/xtensa: Use tcg_gen_subfi_i32 in translate_sll
Richard Henderson
1
-2
/
+2
2023-03-05
target/xtensa: Avoid tcg_const_i32 in translate_l32r
Richard Henderson
1
-3
/
+3
2023-03-05
target/xtensa: Tidy translate_clamps
Richard Henderson
1
-4
/
+4
2023-03-05
target/xtensa: Tidy translate_bb
Richard Henderson
1
-11
/
+7
2023-03-05
target/xtensa: Drop tcg_temp_free
Richard Henderson
1
-107
/
+0
2023-03-05
target/xtensa: Drop reset_sar_tracker
Richard Henderson
1
-12
/
+2
2023-03-01
target/xtensa: Don't use tcg_temp_local_new_*
Richard Henderson
1
-8
/
+8
2023-03-01
accel/tcg: Pass max_insn to gen_intermediate_code by pointer
Richard Henderson
1
-1
/
+1
2023-02-27
target/xtensa/cpu: Include missing "memory.h" header
Philippe Mathieu-Daudé
1
-0
/
+3
2023-02-27
target/cpu: Restrict cpu_get_phys_page_debug() handlers to sysemu
Philippe Mathieu-Daudé
1
-1
/
+1
2022-12-16
target/xtensa: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-11-01
accel/tcg: Remove will_exit argument from cpu_restore_state
Richard Henderson
1
-3
/
+3
2022-10-26
target/xtensa: Convert to tcg_ops restore_state_to_opc
Richard Henderson
2
-6
/
+10
2022-10-04
hw/core: Add CPUClass.get_pc
Richard Henderson
1
-0
/
+8
2022-09-13
target/xtensa: Honour -semihosting-config userspace=on
Peter Maydell
1
-3
/
+4
2022-09-13
semihosting: Allow optional use of semihosting from userspace
Peter Maydell
1
-3
/
+3
2022-09-06
accel/tcg: Add pc and host_pc params to gen_intermediate_code
Richard Henderson
1
-2
/
+4
2022-05-11
Clean up decorations and whitespace around header guards
Markus Armbruster
2
-6
/
+2
[next]