index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
Age
Commit message (
Expand
)
Author
Files
Lines
2017-07-14
char: add backend hotswap handler
Anton Nefedov
1
-1
/
+1
2017-07-11
target/xtensa: gdbstub: drop dead return statement
Max Filippov
1
-1
/
+0
2017-06-06
target/xtensa: handle unknown registers in gdbstub
Max Filippov
1
-3
/
+10
2017-06-06
target/xtensa: support output to chardev console
Max Filippov
2
-14
/
+53
2017-06-06
target/xtensa: fix return value of read/write simcalls
Max Filippov
1
-5
/
+20
2017-06-06
target/xtensa: fix mapping direction in read/write simcalls
Max Filippov
1
-2
/
+2
2017-03-18
Merge remote-tracking branch 'remotes/xtensa/tags/20170317-xtensa' into staging
Peter Maydell
1
-13
/
+36
2017-03-11
target/xtensa: fix semihosting argc/argv implementation
Max Filippov
1
-13
/
+36
2017-03-09
target/xtensa: hold BQL for interrupt processing
Alex Bennée
2
-0
/
+8
2017-02-23
target/xtensa: add two missing headers to core import script
Max Filippov
1
-0
/
+2
2017-02-23
target/xtensa: sim: instantiate local memories
Max Filippov
2
-0
/
+176
2017-02-21
monitor: Fix crashes when using HMP commands without CPU
Thomas Huth
1
-0
/
+4
2017-01-25
Merge remote-tracking branch 'remotes/xtensa/tags/20170124-xtensa' into staging
Peter Maydell
7
-101
/
+348
2017-01-16
target-xtensa: implement RER/WER instructions
Max Filippov
6
-3
/
+44
2017-01-15
target/xtensa: implement MEMCTL SR
Max Filippov
6
-0
/
+68
2017-01-15
target/xtensa: fix ICACHE/DCACHE options detection
Max Filippov
1
-2
/
+2
2017-01-15
target/xtensa: don't continue translation after exception
Max Filippov
1
-1
/
+4
2017-01-15
target/xtensa: support icount
Max Filippov
3
-45
/
+143
2017-01-15
target/xtensa: refactor CCOUNT/CCOMPARE
Max Filippov
4
-46
/
+51
2017-01-15
target/xtensa: implement RUNSTALL
Max Filippov
3
-2
/
+17
2017-01-15
target/xtensa: add static vectors selection
Max Filippov
3
-3
/
+20
2017-01-13
cputlb: drop flush_global flag from tlb_flush
Alex Bennée
1
-1
/
+1
2017-01-10
target-xtensa: Use clrsb helper
Richard Henderson
1
-10
/
+1
2017-01-10
target-xtensa: Use clz opcode
Richard Henderson
3
-17
/
+11
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
21
-0
/
+8786