index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-10-01
target/xtensa: extract gen_check_interrupts call
Max Filippov
1
-25
/
+53
2018-10-01
target/xtensa: make rsr/wsr helpers return void
Max Filippov
1
-66
/
+36
2018-10-01
target/xtensa: extract unconditional TB termination via slot 0
Max Filippov
1
-47
/
+36
2018-10-01
target/xtensa: always end TB on CCOUNT access/CCOMPARE write
Max Filippov
1
-8
/
+5
2018-10-01
target/xtensa: change SR number checks to assertions
Max Filippov
1
-36
/
+29
2018-10-01
target/xtensa: extract unconditional TB termination
Max Filippov
1
-39
/
+28
2018-10-01
target/xtensa: extract test for division by zero
Max Filippov
1
-22
/
+31
2018-10-01
target/xtensa: extract test for cpdisabled exception
Max Filippov
1
-108
/
+122
2018-10-01
target/xtensa: extract test for alloca exception
Max Filippov
1
-3
/
+8
2018-10-01
target/xtensa: extract test for window underflow exception
Max Filippov
1
-0
/
+9
2018-10-01
target/xtensa: extract test for window overflow exception
Max Filippov
1
-582
/
+880
2018-10-01
target/xtensa: extract test for debug exception
Max Filippov
1
-10
/
+13
2018-10-01
target/xtensa: extract test for syscall instruction
Max Filippov
1
-7
/
+6
2018-10-01
target/xtensa: extract test for privileged instruction
Max Filippov
1
-93
/
+294
2018-10-01
target/xtensa: extract test for an illegal instruction
Max Filippov
1
-35
/
+332
2018-09-17
target/xtensa: fix s32c1i TCGMemOp flags
Max Filippov
1
-1
/
+1
2018-09-17
target/xtensa: fix FPU2000 bugs
Max Filippov
1
-3
/
+3
2018-06-30
target/xtensa: Convert to TranslatorOps
Richard Henderson
1
-101
/
+116
2018-06-30
target/xtensa: Change gen_intermediate_code dc to pointer
Richard Henderson
1
-61
/
+61
2018-06-30
target/xtensa: Convert to DisasContextBase
Richard Henderson
1
-47
/
+44
2018-06-30
target/xtensa: Replace DISAS_UPDATE with DISAS_NORETURN
Richard Henderson
1
-12
/
+9
2018-06-30
target/xtensa: check zero overhead loop alignment
Max Filippov
1
-0
/
+7
2018-06-08
target/xtensa: Add trailing '\n' to qemu_log() calls
Philippe Mathieu-Daudé
1
-3
/
+3
2018-06-01
tcg: Pass tb and index to tcg_gen_exit_tb separately
Richard Henderson
1
-2
/
+2
2018-05-21
Merge remote-tracking branch 'remotes/mjt/tags/trivial-patches-fetch' into st...
Peter Maydell
1
-5
/
+2
2018-05-20
Remove unnecessary variables for function return value
Laurent Vivier
1
-5
/
+2
2018-05-18
target/xtensa: Honor CPU_DUMP_FPU
Richard Henderson
1
-1
/
+2
2018-05-11
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20180510'...
Peter Maydell
1
-17
/
+33
2018-05-10
target/xtensa: Use new min/max expanders
Richard Henderson
1
-17
/
+33
2018-05-09
target/xtensa: avoid integer overflow in next_page PC check
Emilio G. Cota
1
-5
/
+4
2018-03-16
target/xtensa: add linux-user support
Max Filippov
1
-6
/
+37
2018-03-13
target/xtensa: support MTTCG
Max Filippov
1
-15
/
+31
2018-03-13
target/xtensa: mark register windows in the dump
Max Filippov
1
-2
/
+7
2018-03-13
target/xtensa: dump correct physical registers
Max Filippov
1
-0
/
+1
2018-01-24
Merge remote-tracking branch 'remotes/xtensa/tags/20180122-xtensa' into staging
Peter Maydell
1
-2
/
+2
2018-01-22
target/xtensa: disas/xtensa: fix coverity warnings
Max Filippov
1
-2
/
+2
2018-01-12
target/xtensa: Remove duplicate typedef of DisasContext
Peter Maydell
1
-2
/
+2
2018-01-09
target/xtensa: implement const16
Max Filippov
1
-0
/
+14
2018-01-09
target/xtensa: implement GPIO32
Max Filippov
1
-0
/
+53
2018-01-09
target/xtensa: implement salt/saltu
Max Filippov
1
-0
/
+18
2018-01-09
target/xtensa: add internal/noop SRs and opcodes
Max Filippov
1
-0
/
+33
2018-01-09
target/xtensa: drop DisasContext::litbase
Max Filippov
1
-22
/
+5
2018-01-09
target/xtensa: use libisa for instruction decoding
Max Filippov
1
-2144
/
+84
2017-12-18
target/xtensa: extract FPU2000 opcode translators
Max Filippov
1
-0
/
+374
2017-12-18
target/xtensa: extract core opcode translators
Max Filippov
1
-0
/
+3121
2017-12-18
target/xtensa: pass actual frame size to the entry helper
Max Filippov
1
-1
/
+1
2017-10-27
Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging
Peter Maydell
1
-1
/
+1
2017-10-25
disas: Remove unused flags arguments
Richard Henderson
1
-1
/
+1
2017-10-24
tcg: Initialize cpu_env generically
Richard Henderson
1
-3
/
+0
2017-10-24
tcg: define tcg_init_ctx and make tcg_ctx a pointer
Emilio G. Cota
1
-1
/
+1
[next]