aboutsummaryrefslogtreecommitdiff
path: root/target/tricore/translate.c
AgeCommit message (Expand)AuthorFilesLines
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson1-16/+0
2021-07-09target/tricore: Use tcg_gen_lookup_and_goto_ptrRichard Henderson1-1/+2
2021-07-09target/tricore: Use translator_use_goto_tbRichard Henderson1-15/+2
2021-03-14target/tricore: Fix OPC2_32_RRPW_EXTR for width=0Bastian Koppelmann1-0/+5
2021-03-14target/tricore: Fix imask OPC2_32_RRPW_IMASK for r3+1 == r2Bastian Koppelmann1-1/+7
2021-03-14tricore: fixed faulty conditions for extr and imaskAndreas Konopik1-4/+4
2020-06-01target/tricore: Raise EXCP_DEBUG in gen_goto_tb() for singlestepBastian Koppelmann1-9/+9
2020-06-01target/tricore: Move translate feature check to ctxBastian Koppelmann1-27/+33
2020-06-01target/tricore: Don't save pc in generate_qemu_excpBastian Koppelmann1-1/+0
2020-01-15tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé1-1/+1
2019-09-03tcg: TCGMemOp is now accelerator independent MemOpTony Nguyen1-4/+4
2019-08-22target/tricore: Fix tricore_tr_translate_insnBastian Koppelmann1-13/+34
2019-08-22target/tricore: Implement a qemu excptions helperBastian Koppelmann1-1/+19
2019-08-22target/tricore: Use translate_loopBastian Koppelmann1-44/+74
2019-08-22target-tricore: Make env a member of DisasContextBastian Koppelmann1-172/+168
2019-08-22target/tricore: Use DisasContextBase APIBastian Koppelmann1-54/+44
2019-06-25tricore: add QSEED instructionAndreas Konopik1-0/+3
2019-06-25tricore: sync ctx.hflags with tb->flagsGeorg Hofstetter1-0/+1
2019-06-25tricore: fix RRPW_INSERT instructionDavid Brenken1-2/+2
2019-06-25tricore: add UTOF instructionDavid Brenken1-0/+3
2019-06-25tricore: add FTOIZ instructionDavid Brenken1-0/+3
2019-05-13target/tricore: Use tcg_gen_abs_tlPhilippe Mathieu-Daudé1-22/+5
2019-04-24tcg: Hoist max_insns computation to tb_gen_codeRichard Henderson1-14/+2
2019-04-18qom/cpu: Simplify how CPUClass:cpu_dump_state() printsMarkus Armbruster1-13/+13
2019-03-08tricore: fixed RCR_CADDN instructionDavid Brenken1-2/+2
2019-03-08tricore: fixed RCR_CADD instructionDavid Brenken1-2/+2
2019-01-30target/tricore: Fix LGPL version numberThomas Huth1-1/+1
2018-06-01tcg: Pass tb and index to tcg_gen_exit_tb separatelyRichard Henderson1-10/+10
2018-03-02tricore: renamed masking of IEDavid Brenken1-2/+2
2018-03-02tricore: added some missing cpu instructionsDavid Brenken1-0/+27
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell1-1/+1
2017-10-25disas: Remove unused flags argumentsRichard Henderson1-1/+1
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson1-4/+0
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota1-1/+1
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota1-1/+1
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson1-4/+1
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova1-3/+2
2017-01-12Merge remote-tracking branch 'remotes/bkoppelmann/tags/pull-tricore-2017-01-1...Peter Maydell1-0/+48
2017-01-11target-tricore: Add updfl instructionBastian Koppelmann1-0/+3
2017-01-11target-tricore: Added new JNE instruction variantPeer Adelt1-0/+18
2017-01-11target-tricore: Added new MOV instruction variantPeer Adelt1-0/+16
2017-01-11target-tricore: Added MADD.F and MSUB.F instructionsBastian Koppelmann1-0/+8
2017-01-11target-tricore: Added FTOUZ instructionBastian Koppelmann1-0/+3
2017-01-10target-tricore: Use clrsb helperRichard Henderson1-1/+1
2017-01-10target-tricore: Use clz opcodeRichard Henderson1-2/+3
2016-12-20Move target-* CPU file into a target/ folderThomas Huth1-0/+8869
generated by cgit v1.1 at 2025-01-15 11:07:50 +0000