aboutsummaryrefslogtreecommitdiff
path: root/target/tricore/translate.c
AgeCommit message (Expand)AuthorFilesLines
2023-10-22target/tricore: Use tcg_gen_*extract_tlRichard Henderson1-16/+4
2023-10-04accel/tcg: Replace CPUState.env_ptr with cpu_env()Richard Henderson1-2/+2
2023-10-03tcg: Rename cpu_env to tcg_envRichard Henderson1-113/+113
2023-10-02Merge tag 'pull-shadow-2023-09-29' of https://repo.or.cz/qemu/armbru into sta...Stefan Hajnoczi1-3/+3
2023-09-29target/tricore: Clean up local variable shadowingPhilippe Mathieu-Daudé1-3/+3
2023-09-28target/tricore: Fix FTOUZ being ISA v1.3.1 upBastian Koppelmann1-1/+5
2023-09-28target/tricore: Replace cpu_*_code with translator_*Bastian Koppelmann1-3/+4
2023-09-28target/tricore: Swap src and dst reg for RCRR_INSERTBastian Koppelmann1-4/+4
2023-09-28target/tricore: Fix RCPW/RRPW_INSERT insns for width = 0Bastian Koppelmann1-2/+8
2023-09-28target/tricore: Implement hptof insnBastian Koppelmann1-0/+7
2023-09-28target/tricore: Implement ftohp insnBastian Koppelmann1-0/+7
2023-09-28target/tricore: Implement FTOU insnBastian Koppelmann1-0/+3
2023-09-28target/tricore: Implement CRCN insnBastian Koppelmann1-0/+8
2023-08-24target/tricore: Replace gen_cond_w with tcg_gen_negsetcond_tlRichard Henderson1-10/+6
2023-07-25other architectures: spelling fixesMichael Tokarev1-4/+4
2023-06-21target/tricore: Fix ICR.IE offset in RESTORE insnBastian Koppelmann1-1/+3
2023-06-21target/tricore: Honour privilege changes on PSW writeBastian Koppelmann1-1/+1
2023-06-21target/tricore: Implement privilege level for all insnsBastian Koppelmann1-10/+33
2023-06-21target/tricore: Introduce priv tb flagBastian Koppelmann1-6/+8
2023-06-21target/tricore: Indirect jump insns use tcg_gen_lookup_and_goto_ptr()Bastian Koppelmann1-1/+6
2023-06-21target/tricore: ENABLE exit to main-loopBastian Koppelmann1-0/+5
2023-06-21target/tricore: Introduce DISAS_TARGET_EXITBastian Koppelmann1-13/+12
2023-06-21target/tricore: Fix RR_JLI clobbering reg A[11]Bastian Koppelmann1-1/+1
2023-06-21target/tricore: Add CHECK_REG_PAIR() for insn accessing 64 bit regsBastian Koppelmann1-2/+9
2023-06-21target/tricore: Fix out-of-bounds index in imask instructionSiqi Chen1-0/+1
2023-06-21target/tricore: Add DISABLE insn variantBastian Koppelmann1-1/+10
2023-06-21target/tricore: Implement SYCSCALL insnBastian Koppelmann1-1/+1
2023-06-21target/tricore: Add shuffle insnBastian Koppelmann1-0/+8
2023-06-21target/tricore: Add crc32.b insnBastian Koppelmann1-0/+7
2023-06-21target/tricore: Add crc32l.w insnBastian Koppelmann1-2/+10
2023-06-21target/tricore: Add LHA insnBastian Koppelmann1-2/+12
2023-06-21target/tricore: Add popcnt.w insnBastian Koppelmann1-0/+7
2023-06-07target/tricore: Refactor PCXI/ICR register fieldsBastian Koppelmann1-2/+8
2023-06-05accel/tcg: Introduce translator_io_startRichard Henderson1-2/+0
2023-06-05tcg: Pass TCGHelperInfo to tcg_gen_callNRichard Henderson1-0/+5
2023-03-13target/tricore: Use min/max for saturateRichard Henderson1-11/+3
2023-03-13target/tricore: Avoid tcg_const_i32Richard Henderson1-63/+64
2023-03-13target/tricore: Drop some temp initializationRichard Henderson1-2/+2
2023-03-13target/tricore: Use setcondi instead of explicit allocationRichard Henderson1-5/+2
2023-03-13target/tricore: Rename t_off10 and use tcg_constant_i32Richard Henderson1-29/+27
2023-03-13target/tricore: Split t_n as constant from temp as variableRichard Henderson1-128/+140
2023-03-05target/tricore: Drop tcg_temp_freeRichard Henderson1-536/+4
2023-03-01accel/tcg: Pass max_insn to gen_intermediate_code by pointerRichard Henderson1-1/+1
2023-02-08target/tricore: Fix OPC1_16_SRO_LD_H translationAnton Kochkov1-1/+1
2023-02-08target/tricore: Fix OPC2_32_BO_LD_BU_PREINCBastian Koppelmann1-1/+1
2023-02-08target/tricore: Fix OPC2_32_RRRR_DEXTRBastian Koppelmann1-3/+12
2023-02-08target/tricore: Fix RRPW_DEXTRBastian Koppelmann1-9/+3
2023-02-08target/tricore: Fix OPC2_32_RCRW_INSERT translationBastian Koppelmann1-2/+2
2023-02-08target/tricore: Fix OPC2_32_RCRW_IMASK translationBastian Koppelmann1-3/+3
2022-11-05target/tricore: Rename csfr.def -> csfr.h.incPhilippe Mathieu-Daudé1-2/+2