index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
sh4
Age
Commit message (
Expand
)
Author
Files
Lines
2018-07-09
target/sh4: Fix translator.c assertion failure for gUSA
Richard Henderson
1
-37
/
+44
2018-06-01
tcg: Pass tb and index to tcg_gen_exit_tb separately
Richard Henderson
1
-4
/
+4
2018-05-17
fpu/softfloat: Specialize on snan_bit_is_one
Richard Henderson
1
-1
/
+0
2018-05-09
target/sh4: convert to TranslatorOps
Emilio G. Cota
1
-85
/
+86
2018-03-19
cpu: get rid of unused cpu_init() defines
Igor Mammedov
1
-2
/
+0
2018-03-19
cpu: add CPU_RESOLVING_TYPE macro
Igor Mammedov
1
-0
/
+1
2018-03-12
qom: introduce object_class_get_list_sorted
Paolo Bonzini
1
-14
/
+1
2018-02-21
target/*/cpu.h: remove softfloat.h
Alex Bennée
3
-2
/
+2
2018-02-05
qdev: use device_class_set_parent_realize/unrealize/reset()
Philippe Mathieu-Daudé
1
-2
/
+2
2018-01-25
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
3
-6
/
+6
2017-12-29
tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*
Richard Henderson
1
-2
/
+2
2017-12-18
target/sh4: Convert to DisasContextBase
Richard Henderson
1
-76
/
+78
2017-12-18
target/sh4: Do not singlestep after exceptions
Richard Henderson
1
-16
/
+16
2017-12-18
target/sh4: Convert to DisasJumpType
Richard Henderson
1
-35
/
+30
2017-12-18
target/sh4: Use cmpxchg for movco when parallel_cpus
Richard Henderson
3
-23
/
+64
2017-12-18
target/sh4: fix TCG leak during gusa sequence
Alex Bennée
1
-1
/
+1
2017-12-18
target/sh4: add missing tcg_temp_free() in _decode_opc()
Philippe Mathieu-Daudé
1
-0
/
+2
2017-12-18
Remove empty statements
Ladi Prosek
1
-1
/
+1
2017-10-30
Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...
Peter Maydell
3
-72
/
+46
2017-10-27
sh4: remove SuperHCPUClass::name field
Igor Mammedov
2
-9
/
+3
2017-10-27
sh4: simplify superh_cpu_class_by_name()
Igor Mammedov
1
-22
/
+12
2017-10-27
sh4: cleanup cpu type name composition
Igor Mammedov
3
-41
/
+31
2017-10-27
Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging
Peter Maydell
1
-1
/
+1
2017-10-25
disas: Remove unused flags arguments
Richard Henderson
1
-1
/
+1
2017-10-24
tcg: Initialize cpu_env generically
Richard Henderson
1
-4
/
+0
2017-10-24
tcg: define tcg_init_ctx and make tcg_ctx a pointer
Emilio G. Cota
1
-1
/
+1
2017-10-24
target/sh4: check CF_PARALLEL instead of parallel_cpus
Emilio G. Cota
1
-1
/
+1
2017-10-24
tcg: convert tb->cflags reads to tb_cflags(tb)
Emilio G. Cota
1
-3
/
+3
2017-10-24
qom: Introduce CPUClass.tcg_initialize
Richard Henderson
2
-11
/
+1
2017-10-16
linux-user/sh4: Reduce TARGET_VIRT_ADDR_SPACE_BITS to 31
Richard Henderson
1
-1
/
+5
2017-10-10
tcg: remove addr argument from lookup_tb_ptr
Emilio G. Cota
1
-2
/
+2
2017-10-09
qom/cpu: move cpu_model null check to cpu_class_by_name()
Philippe Mathieu-Daudé
1
-3
/
+0
2017-09-01
sh4: replace cpu_sh4_init() with cpu_generic_init()
Igor Mammedov
2
-7
/
+1
2017-07-19
tcg: Pass generic CPUState to gen_intermediate_code()
Lluís Vilanova
1
-3
/
+2
2017-07-18
target/sh4: Use tcg_gen_lookup_and_goto_ptr
Richard Henderson
1
-10
/
+20
2017-07-18
target/sh4: Implement fsrra
Richard Henderson
3
-0
/
+19
2017-07-18
target/sh4: Add missing FPSCR.PR == 0 checks
Richard Henderson
1
-0
/
+2
2017-07-18
target/sh4: Implement fpchg
Richard Henderson
1
-0
/
+5
2017-07-18
target/sh4: Introduce CHECK_SH4A
Richard Henderson
1
-34
/
+30
2017-07-18
target/sh4: Introduce CHECK_FPSCR_PR_*
Richard Henderson
1
-26
/
+31
2017-07-18
target/sh4: Tidy misc illegal insn checks
Richard Henderson
1
-9
/
+13
2017-07-18
target/sh4: Unify code for CHECK_FPU_ENABLED
Richard Henderson
1
-10
/
+14
2017-07-18
target/sh4: Unify code for CHECK_PRIVILEGED
Richard Henderson
1
-10
/
+4
2017-07-18
target/sh4: Unify code for CHECK_NOT_DELAY_SLOT
Richard Henderson
1
-6
/
+5
2017-07-18
target/sh4: Simplify 64-bit fp reg-reg move
Richard Henderson
1
-4
/
+4
2017-07-18
target/sh4: Load/store Dr as 64-bit quantities
Richard Henderson
1
-39
/
+36
2017-07-18
target/sh4: Merge DREG into fpr64 routines
Richard Henderson
1
-11
/
+15
2017-07-18
target/sh4: Eliminate unused XREG macro
Richard Henderson
1
-1
/
+0
2017-07-18
target/sh4: Hoist fp register bank selection
Richard Henderson
1
-3
/
+5
2017-07-18
target/sh4: Pass DisasContext to fpr64 routines
Richard Henderson
1
-13
/
+13
[next]