index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
sh4
Age
Commit message (
Expand
)
Author
Files
Lines
2023-10-11
target/sh4: Disable decode_gusa when plugins enabled
Richard Henderson
1
-12
/
+29
2023-10-07
meson: Rename target_softmmu_arch -> target_system_arch
Philippe Mathieu-Daudé
1
-1
/
+1
2023-10-04
accel/tcg: Remove cpu_set_cpustate_pointers
Richard Henderson
1
-2
/
+0
2023-10-04
accel/tcg: Replace CPUState.env_ptr with cpu_env()
Richard Henderson
2
-3
/
+3
2023-10-03
tcg: Rename cpu_env to tcg_env
Richard Henderson
1
-62
/
+62
2023-10-03
accel/tcg: Move CPUNegativeOffsetState into CPUState
Richard Henderson
1
-1
/
+0
2023-10-03
target/*: Add instance_align to all cpu base classes
Richard Henderson
1
-0
/
+1
2023-08-31
target/translate: Remove unnecessary 'exec/cpu_ldst.h' header
Philippe Mathieu-Daudé
1
-1
/
+0
2023-06-26
target: Widen pc/cs_base in cpu_get_tb_cpu_state
Anton Johansson
1
-2
/
+2
2023-06-20
meson: Replace softmmu_ss -> system_ss
Philippe Mathieu-Daudé
1
-3
/
+3
2023-06-05
accel/tcg: Introduce translator_io_start
Richard Henderson
1
-2
/
+0
2023-06-05
target/sh4: Emit insn_start for each insn in gUSA region
Richard Henderson
1
-3
/
+12
2023-06-05
tcg: Pass TCGHelperInfo to tcg_gen_callN
Richard Henderson
1
-0
/
+4
2023-05-23
tcg: Remove DEBUG_DISAS
Richard Henderson
1
-2
/
+0
2023-05-11
target/sh4: Use MO_ALIGN where required
Richard Henderson
1
-36
/
+66
2023-03-16
target/sh4: Honor QEMU_LOG_FILENAME with QEMU_LOG=cpu
Ilya Leoshkevich
1
-7
/
+7
2023-03-13
target/sh4: Avoid tcg_const_i32
Richard Henderson
1
-13
/
+13
2023-03-13
target/sh4: Avoid tcg_const_i32 for TAS.B
Richard Henderson
1
-6
/
+3
2023-03-13
target/sh4: Remove `NB_MMU_MODES` define
Anton Johansson
1
-1
/
+0
2023-03-07
gdbstub: move register helpers into standalone include
Alex Bennée
1
-1
/
+1
2023-03-05
target/sh4: Drop tcg_temp_free
Richard Henderson
1
-110
/
+0
2023-03-01
accel/tcg: Pass max_insn to gen_intermediate_code by pointer
Richard Henderson
1
-1
/
+1
2023-03-01
target/sh4: Replace `tb_pc()` with `tb->pc`
Anton Johansson
1
-2
/
+4
2023-02-27
target/cpu: Restrict cpu_get_phys_page_debug() handlers to sysemu
Philippe Mathieu-Daudé
1
-1
/
+1
2022-12-18
target/sh4: Mask restore of env->flags from tb->flags
Guenter Roeck
1
-1
/
+1
2022-12-16
target/sh4: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-10-26
target/sh4: Convert to tcg_ops restore_state_to_opc
Richard Henderson
2
-10
/
+16
2022-10-04
target/sh4: Fix TB_FLAG_UNALIGN
Richard Henderson
4
-74
/
+86
2022-10-04
accel/tcg: Introduce tb_pc and log_pc
Richard Henderson
1
-2
/
+2
2022-10-04
hw/core: Add CPUClass.get_pc
Richard Henderson
1
-0
/
+8
2022-09-06
accel/tcg: Add pc and host_pc params to gen_intermediate_code
Richard Henderson
1
-2
/
+3
2022-05-11
Normalize header guard symbol definition
Markus Armbruster
1
-1
/
+1
2022-04-21
compiler.h: replace QEMU_NORETURN with G_NORETURN
Marc-André Lureau
2
-5
/
+6
2022-04-20
exec/translator: Pass the locked filepointer to disas_log hook
Richard Henderson
1
-3
/
+4
2022-04-06
Move CPU softfloat unions to cpu-float.h
Marc-André Lureau
1
-0
/
+1
2022-03-31
target/sh4: Remove old README.sh4 file
Thomas Huth
1
-150
/
+0
2022-03-06
target: Use ArchCPU as interface to target CPU
Philippe Mathieu-Daudé
1
-1
/
+1
2022-03-06
target: Introduce and use OBJECT_DECLARE_CPU_TYPE() macro
Philippe Mathieu-Daudé
2
-4
/
+1
2022-03-06
target: Use CPUArchState as interface to target-specific CPU state
Philippe Mathieu-Daudé
1
-2
/
+1
2022-01-08
exec/memop: Adding signedness to quad definitions
Frédéric Pétrot
1
-6
/
+6
2022-01-06
target/sh4: Implement prctl_unalign_sigbus
Richard Henderson
2
-16
/
+38
2021-11-02
target/sh4: Set fault address in superh_cpu_do_unaligned_access
Richard Henderson
1
-0
/
+5
2021-11-02
target/sh4: Make sh4_cpu_tlb_fill sysemu only
Richard Henderson
3
-12
/
+5
2021-10-15
target/sh4: Drop check for singlestep_enabled
Richard Henderson
3
-17
/
+3
2021-10-04
target/sh4: Use lookup_symbol in sh4_tr_disas_log
Richard Henderson
1
-1
/
+1
2021-09-21
hw/core: Make do_unaligned_access noreturn
Richard Henderson
1
-2
/
+2
2021-09-21
include/exec: Move cpu_signal_handler declaration
Richard Henderson
1
-3
/
+0
2021-09-14
target/sh4: Restrict cpu_exec_interrupt() handler to sysemu
Philippe Mathieu-Daudé
3
-10
/
+5
2021-09-14
accel/tcg: Add DisasContextBase argument to translator_ld*
Ilya Leoshkevich
1
-2
/
+2
2021-07-21
accel/tcg: Remove TranslatorOps.breakpoint_check
Richard Henderson
1
-18
/
+0
[next]