aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)AuthorFilesLines
2020-09-23qemu/atomic.h: rename atomic_ to qatomic_Stefan Hajnoczi1-1/+1
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost1-1/+1
2020-09-18target/riscv: Set instance_align on RISCVCPU TypeInfoRichard Henderson1-0/+1
2020-09-13Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...Peter Maydell4-12/+27
2020-09-11Merge remote-tracking branch 'remotes/ehabkost/tags/machine-next-pull-request...Peter Maydell1-10/+7
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng3-5/+9
2020-09-09target/riscv: cpu: Set reset vector based on the configured property valueBin Meng1-5/+2
2020-09-09target/riscv: cpu: Add a new 'resetvec' propertyBin Meng2-0/+2
2020-09-09target/riscv: Fix bug in getting trap cause name for trace_riscv_trapYifei Jiang3-2/+14
2020-09-09trace-events: Fix attribution of trace points to sourceMarkus Armbruster1-1/+1
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost1-4/+2
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost1-6/+2
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost1-4/+7
2020-08-28softfloat: Implement the full set of comparisons for float16Kito Cheng1-25/+0
2020-08-25target/riscv: Support the Virtual Instruction faultAlistair Francis5-6/+109
2020-08-25target/riscv: Return the exception from invalid CSR accessesAlistair Francis2-29/+35
2020-08-25target/riscv: Support the v0.6 Hypervisor extension CRSsAlistair Francis2-0/+43
2020-08-25target/riscv: Only support little endian guestsAlistair Francis1-0/+5
2020-08-25target/riscv: Only support a single VSXL lengthAlistair Francis1-0/+9
2020-08-25target/riscv: Update the CSRs to the v0.6 Hyp extensionAlistair Francis1-6/+8
2020-08-25target/riscv: Update the Hypervisor trap return/entryAlistair Francis4-26/+9
2020-08-25target/riscv: Fix the interrupt cause codeAlistair Francis1-2/+3
2020-08-25target/riscv: Convert MSTATUS MTL to GVAAlistair Francis3-9/+26
2020-08-25target/riscv: Don't allow guest to write to htinstAlistair Francis1-1/+0
2020-08-25target/riscv: Do two-stage lookups on hlv/hlvx/hsv instructionsAlistair Francis1-35/+25
2020-08-25target/riscv: Allow generating hlv/hlvx/hsv instructionsAlistair Francis6-0/+474
2020-08-25target/riscv: Allow setting a two-stage lookup in the virt statusAlistair Francis3-0/+21
2020-08-21target/riscv: Change the TLB page size depends on PMP entries.Zong Li3-2/+62
2020-08-21target/riscv: Fix the translation of physical addressZong Li1-2/+3
2020-08-21riscv: Fix bug in setting pmpcfg CSR for RISCV64Hou Weiying1-3/+2
2020-08-21target/riscv: check before allocating TCG tempsLIU Zhiwei2-8/+8
2020-08-21target/riscv: Clean up fmv.w.xLIU Zhiwei1-5/+1
2020-08-21target/riscv: Check nanboxed inputs in trans_rvf.inc.cRichard Henderson2-16/+73
2020-08-21target/riscv: Check nanboxed inputs to fp helpersRichard Henderson2-18/+57
2020-08-21target/riscv: Generate nanboxed results from trans_rvf.inc.cRichard Henderson1-0/+4
2020-08-21target/riscv: Generalize gen_nanbox_fpr to gen_nanbox_sRichard Henderson2-15/+12
2020-08-21target/riscv: Generate nanboxed results from fp helpersRichard Henderson2-19/+28
2020-08-21meson: targetPaolo Bonzini3-30/+36
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini10-14/+14
2020-08-21trace: switch position of headers to what Meson requiresPaolo Bonzini1-0/+1
2020-08-05target/riscv/vector_helper: Fix build on 32-bit big endian hostsThomas Huth1-2/+2
2020-07-22target/riscv: Fix the range of pmpcfg of CSR funcion tableZong Li1-1/+1
2020-07-22target/riscv: fix vector index load/store constraintsLIU Zhiwei1-1/+9
2020-07-22target/riscv: Quiet Coverity complains about vamo*LIU Zhiwei1-0/+1
2020-07-13target/riscv: Fix pmp NA4 implementationAlexandre Mergnat1-1/+1
2020-07-13target/riscv: fix vill bit index in vtype registerFrank Chang1-1/+1
2020-07-13target/riscv: fix return value of do_opivx_widen()Frank Chang1-1/+1
2020-07-13target/riscv: correct the gvec IR called in gen_vec_rsub16_i64()Frank Chang1-1/+1
2020-07-13target/riscv: fix rsub gvec tcg_assert_listed_vecop assertionFrank Chang1-0/+5
2020-07-02target/riscv: configure and turn on vector extension from command lineLIU Zhiwei2-1/+46
generated by cgit v1.1 at 2024-12-28 17:24:50 +0000