index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2020-07-13
target/riscv: Fix pmp NA4 implementation
Alexandre Mergnat
1
-1
/
+1
2020-07-13
target/riscv: fix vill bit index in vtype register
Frank Chang
1
-1
/
+1
2020-07-13
target/riscv: fix return value of do_opivx_widen()
Frank Chang
1
-1
/
+1
2020-07-13
target/riscv: correct the gvec IR called in gen_vec_rsub16_i64()
Frank Chang
1
-1
/
+1
2020-07-13
target/riscv: fix rsub gvec tcg_assert_listed_vecop assertion
Frank Chang
1
-0
/
+5
2020-07-02
target/riscv: configure and turn on vector extension from command line
LIU Zhiwei
2
-1
/
+46
2020-07-02
target/riscv: vector compress instruction
LIU Zhiwei
4
-0
/
+64
2020-07-02
target/riscv: vector register gather instruction
LIU Zhiwei
4
-0
/
+150
2020-07-02
target/riscv: vector slide instructions
LIU Zhiwei
4
-0
/
+155
2020-07-02
target/riscv: floating-point scalar move instructions
LIU Zhiwei
2
-0
/
+52
2020-07-02
target/riscv: integer scalar move instruction
LIU Zhiwei
3
-0
/
+67
2020-07-02
target/riscv: integer extract instruction
LIU Zhiwei
2
-0
/
+117
2020-07-02
target/riscv: vector element index instruction
LIU Zhiwei
4
-0
/
+56
2020-07-02
target/riscv: vector iota instruction
LIU Zhiwei
4
-0
/
+62
2020-07-02
target/riscv: set-X-first mask bit
LIU Zhiwei
4
-0
/
+98
2020-07-02
target/riscv: vmfirst find-first-set mask bit
LIU Zhiwei
4
-0
/
+54
2020-07-02
target/riscv: vector mask population count vmpopc
LIU Zhiwei
4
-0
/
+55
2020-07-02
target/riscv: vector mask-register logical instructions
LIU Zhiwei
4
-0
/
+92
2020-07-02
target/riscv: vector widening floating-point reduction instructions
LIU Zhiwei
4
-0
/
+54
2020-07-02
target/riscv: vector single-width floating-point reduction instructions
LIU Zhiwei
4
-0
/
+58
2020-07-02
target/riscv: vector wideing integer reduction instructions
LIU Zhiwei
4
-0
/
+24
2020-07-02
target/riscv: vector single-width integer reduction instructions
LIU Zhiwei
4
-0
/
+133
2020-07-02
target/riscv: narrowing floating-point/integer type-convert instructions
LIU Zhiwei
4
-0
/
+103
2020-07-02
target/riscv: widening floating-point/integer type-convert instructions
LIU Zhiwei
4
-0
/
+106
2020-07-02
target/riscv: vector floating-point/integer type-convert instructions
LIU Zhiwei
4
-0
/
+56
2020-07-02
target/riscv: vector floating-point merge instructions
LIU Zhiwei
4
-0
/
+68
2020-07-02
target/riscv: vector floating-point classify instructions
LIU Zhiwei
6
-30
/
+107
2020-07-02
target/riscv: vector floating-point compare instructions
LIU Zhiwei
4
-0
/
+258
2020-07-02
target/riscv: vector floating-point sign-injection instructions
LIU Zhiwei
4
-0
/
+118
2020-07-02
target/riscv: vector floating-point min/max instructions
LIU Zhiwei
4
-0
/
+50
2020-07-02
target/riscv: vector floating-point square-root instruction
LIU Zhiwei
4
-0
/
+93
2020-07-02
target/riscv: vector widening floating-point fused multiply-add instructions
LIU Zhiwei
4
-0
/
+126
2020-07-02
target/riscv: vector single-width floating-point fused multiply-add instructions
LIU Zhiwei
4
-0
/
+334
2020-07-02
target/riscv: vector widening floating-point multiply
LIU Zhiwei
4
-0
/
+33
2020-07-02
target/riscv: vector single-width floating-point multiply/divide instructions
LIU Zhiwei
4
-0
/
+77
2020-07-02
target/riscv: vector widening floating-point add/subtract instructions
LIU Zhiwei
4
-0
/
+257
2020-07-02
target/riscv: vector single-width floating-point add/subtract instructions
LIU Zhiwei
4
-0
/
+250
2020-07-02
target/riscv: vector narrowing fixed-point clip instructions
LIU Zhiwei
4
-0
/
+168
2020-07-02
target/riscv: vector single-width scaling shift instructions
LIU Zhiwei
4
-0
/
+148
2020-07-02
target/riscv: vector widening saturating scaled multiply-add
LIU Zhiwei
4
-0
/
+243
2020-07-02
target/riscv: vector single-width fractional multiply with rounding and satur...
LIU Zhiwei
4
-0
/
+122
2020-07-02
target/riscv: vector single-width averaging add and subtract
LIU Zhiwei
4
-0
/
+129
2020-07-02
target/riscv: vector single-width saturating add and subtract
LIU Zhiwei
4
-0
/
+444
2020-07-02
target/riscv: vector integer merge and move instructions
LIU Zhiwei
4
-0
/
+225
2020-07-02
target/riscv: vector widening integer multiply-add instructions
LIU Zhiwei
4
-0
/
+83
2020-07-02
target/riscv: vector single-width integer multiply-add instructions
LIU Zhiwei
4
-0
/
+139
2020-07-02
target/riscv: vector widening integer multiply instructions
LIU Zhiwei
4
-0
/
+84
2020-07-02
target/riscv: vector integer divide instructions
LIU Zhiwei
4
-0
/
+125
2020-07-02
target/riscv: vector single-width integer multiply instructions
LIU Zhiwei
4
-0
/
+214
2020-07-02
target/riscv: vector integer min/max instructions
LIU Zhiwei
4
-0
/
+122
[next]