aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)AuthorFilesLines
2024-05-10kconfig: express dependency of individual boards on libfdtPaolo Bonzini1-0/+2
2024-05-06accel/tcg: Access tcg_cflags with getter / setterPhilippe Mathieu-Daudé1-2/+2
2024-05-06exec/cpu: Extract page-protection definitions to page-protection.hPhilippe Mathieu-Daudé3-0/+3
2024-04-29target/riscv/kvm: remove sneaky strerrorname_np() instanceDaniel Henrique Barboza1-2/+2
2024-04-26exec: Declare CPUBreakpoint/CPUWatchpoint type in 'breakpoint.h' headerPhilippe Mathieu-Daudé1-0/+2
2024-04-26target: Define TCG_GUEST_DEFAULT_MO in 'cpu-param.h'Philippe Mathieu-Daudé2-2/+2
2024-04-25hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell1-2/+2
2024-04-23KVM: remove kvm_arch_cpu_check_are_resettablePaolo Bonzini1-5/+0
2024-04-09target/riscv: Use insn_start from DisasContextBaseRichard Henderson1-6/+5
2024-03-22target/riscv/kvm: fix timebase-frequency when using KVM accelerationYong-Xuan Wang2-0/+10
2024-03-22target/riscv: Fix mode in riscv_tlb_fillIrina Ryapolova1-1/+1
2024-03-22target/riscv: rvv: Remove the dependency of Zvfbfmin to ZfbfminMax Chou1-5/+0
2024-03-22target/riscv/vector_helper.c: optimize loops in ldst helpersDaniel Henrique Barboza1-3/+3
2024-03-22target/riscv: enable 'vstart_eq_zero' in the end of insnsIvan Klokov4-48/+59
2024-03-22trans_rvv.c.inc: remove redundant mark_vs_dirty() callsDaniel Henrique Barboza1-8/+3
2024-03-22target/riscv: remove 'over' brconds from vector transDaniel Henrique Barboza3-129/+0
2024-03-22target/riscv/vector_helpers: do early exit when vstart >= vlDaniel Henrique Barboza4-0/+111
2024-03-22target/riscv: always clear vstart for ldst_whole insnsDaniel Henrique Barboza2-29/+28
2024-03-22target/riscv: always clear vstart in whole vec move insnsDaniel Henrique Barboza2-3/+5
2024-03-22target/riscv/vector_helper.c: fix 'vmvr_v' memcpy endianessDaniel Henrique Barboza1-1/+9
2024-03-22trans_rvv.c.inc: set vstart = 0 in int scalar move insnsDaniel Henrique Barboza1-2/+8
2024-03-22target/riscv/vector_helper.c: set vstart = 0 in GEN_VEXT_VSLIDEUP_VX()Daniel Henrique Barboza1-0/+1
2024-03-22target/riscv: do not enable all named features by defaultDaniel Henrique Barboza3-37/+25
2024-03-12Merge tag 'pull-error-2024-03-12' of https://repo.or.cz/qemu/armbru into stagingPeter Maydell1-14/+6
2024-03-12Merge tag 'pull-request-2024-03-12' of https://gitlab.com/thuth/qemu into sta...Peter Maydell1-1/+1
2024-03-12target: Improve error reporting for CpuModelInfo member @propsMarkus Armbruster1-2/+4
2024-03-12target: Simplify type checks for CpuModelInfo member @propsMarkus Armbruster1-15/+5
2024-03-12target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé1-1/+1
2024-03-11migration: export migration_is_runningSteve Sistare1-2/+2
2024-03-08target/riscv: Fix privilege mode of G-stage translation for debuggingHiroaki Yamamoto1-1/+1
2024-03-08target/riscv: Fix shift count overflowdemin.han1-3/+2
2024-03-08trans_rvv.c.inc: remove 'is_store' bool from load/store fnsDaniel Henrique Barboza1-29/+29
2024-03-08trans_rvv.c.inc: mark_vs_dirty() before loads and storesDaniel Henrique Barboza1-15/+8
2024-03-08target/riscv: mcountinhibit, mcounteren, scounteren, hcounteren is 32-bitVadim Shakirov2-12/+12
2024-03-08target/riscv: move ratified/frozen exts to non-experimentalDaniel Henrique Barboza1-13/+9
2024-03-08target/riscv/kvm: update KVM exts to Linux 6.8Daniel Henrique Barboza1-0/+29
2024-03-08RISC-V: Add support for ZtsoPalmer Dabbelt6-5/+48
2024-03-08target/riscv: Add missing include guard in pmu.hFrank Chang1-0/+5
2024-03-08target/riscv: UPDATE xATP write CSRIrina Ryapolova1-23/+29
2024-03-08target/riscv: FIX xATP_MODE validationIrina Ryapolova1-2/+2
2024-03-08target/riscv: Promote svade to a normal extensionAndrew Jones2-7/+8
2024-03-08target/riscv: Gate hardware A/D PTE bit updatingAndrew Jones3-15/+22
2024-03-08target/riscv: Reset henvcfg to zeroAndrew Jones2-3/+2
2024-03-08target/riscv: add remaining named featuresDaniel Henrique Barboza3-7/+43
2024-03-08target/riscv: add riscv,isa to named featuresDaniel Henrique Barboza3-16/+23
2024-03-08target/riscv/tcg: set 'mmu' with 'satp' in cpu_set_profile()Daniel Henrique Barboza1-0/+1
2024-03-08target/riscv: Update $ra with current $pc in trans_cm_jalt()Jason Chien1-1/+5
2024-02-28gdbstub: Add members to identify registers to GDBFeatureAkihiko Odaki1-3/+1
2024-02-28hw/core/cpu: Remove gdb_get_dynamic_xml memberAkihiko Odaki1-14/+0
2024-02-28gdbstub: Infer number of core registers from XMLAkihiko Odaki1-1/+0