index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2023-08-31
target/helpers: Remove unnecessary 'qemu/main-loop.h' header
Philippe Mathieu-Daudé
4
-4
/
+0
2023-08-31
target/helpers: Remove unnecessary 'exec/cpu_ldst.h' header
Philippe Mathieu-Daudé
1
-1
/
+0
2023-08-31
target/translate: Include missing 'exec/cpu_ldst.h' header
Philippe Mathieu-Daudé
2
-0
/
+2
2023-08-31
target/riscv/pmu: Restrict 'qemu/log.h' include to source
Philippe Mathieu-Daudé
2
-1
/
+1
2023-08-24
include/exec: Replace target_ulong with abi_ptr in cpu_[st|ld]*()
Anton Johansson
1
-1
/
+1
2023-08-22
kvm: Introduce kvm_arch_get_default_type hook
Akihiko Odaki
1
-0
/
+5
2023-08-11
target/riscv/kvm.c: fix mvendorid size in vcpu_set_machine_ids()
Daniel Henrique Barboza
1
-1
/
+8
2023-07-19
target/riscv: Fix LMUL check to use VLEN
Rob Bradford
1
-2
/
+2
2023-07-19
target/riscv/cpu.c: check priv_ver before auto-enable zca/zcd/zcf
Daniel Henrique Barboza
1
-1
/
+2
2023-07-15
accel/tcg: Return bool from page_check_range
Richard Henderson
1
-1
/
+1
2023-07-10
riscv: Add support for the Zfa extension
Christoph Müllner
7
-0
/
+730
2023-07-10
target/riscv/kvm.c: read/write (cbom|cboz)_blocksize in KVM
Daniel Henrique Barboza
1
-0
/
+70
2023-07-10
target/riscv/kvm.c: add kvmconfig_get_cfg_addr() helper
Daniel Henrique Barboza
1
-4
/
+7
2023-07-10
target/riscv: update multi-letter extension KVM properties
Daniel Henrique Barboza
1
-0
/
+27
2023-07-10
target/riscv/cpu.c: create KVM mock properties
Daniel Henrique Barboza
1
-0
/
+36
2023-07-10
target/riscv/cpu.c: remove priv_ver check from riscv_isa_string_ext()
Daniel Henrique Barboza
1
-2
/
+1
2023-07-10
target/riscv/cpu.c: add satp_mode properties earlier
Daniel Henrique Barboza
1
-4
/
+2
2023-07-10
target/riscv/kvm.c: add multi-letter extension KVM properties
Daniel Henrique Barboza
2
-0
/
+127
2023-07-10
target/riscv/kvm.c: update KVM MISA bits
Daniel Henrique Barboza
1
-0
/
+40
2023-07-10
target/riscv: add KVM specific MISA properties
Daniel Henrique Barboza
2
-0
/
+83
2023-07-10
target/riscv/cpu: add misa_ext_info_arr[]
Daniel Henrique Barboza
2
-29
/
+88
2023-07-10
target/riscv/kvm.c: init 'misa_ext_mask' with scratch CPU
Daniel Henrique Barboza
1
-11
/
+23
2023-07-10
target/riscv: handle mvendorid/marchid/mimpid for KVM CPUs
Daniel Henrique Barboza
1
-0
/
+31
2023-07-10
target/riscv: read marchid/mimpid in kvm_riscv_init_machine_ids()
Daniel Henrique Barboza
1
-0
/
+16
2023-07-10
target/riscv: use KVM scratch CPUs to init KVM properties
Daniel Henrique Barboza
3
-0
/
+92
2023-07-10
target/riscv/cpu.c: restrict 'marchid' value
Daniel Henrique Barboza
1
-7
/
+53
2023-07-10
target/riscv/cpu.c: restrict 'mimpid' value
Daniel Henrique Barboza
1
-2
/
+32
2023-07-10
target/riscv/cpu.c: restrict 'mvendorid' value
Daniel Henrique Barboza
1
-1
/
+37
2023-07-10
target/riscv: skip features setup for KVM CPUs
Daniel Henrique Barboza
1
-10
/
+25
2023-07-10
target/riscv KVM_RISCV_SET_TIMER macro is not configured correctly
yang.zhang
1
-1
/
+1
2023-07-10
target/riscv: Set the correct exception for implict G-stage translation fail
Jason Chien
1
-1
/
+0
2023-07-10
target/riscv: Expose properties for BF16 extensions
Weiwei Li
1
-0
/
+7
2023-07-10
target/riscv: Add support for Zvfbfwma extension
Weiwei Li
4
-0
/
+76
2023-07-10
target/riscv: Add support for Zvfbfmin extension
Weiwei Li
4
-0
/
+77
2023-07-10
target/riscv: Add support for Zfbfmin extension
Weiwei Li
6
-6
/
+80
2023-07-10
target/riscv: Add properties for BF16 extensions
Weiwei Li
2
-0
/
+23
2023-07-10
target/riscv: Add RVV registers to log
Ivan Klokov
1
-1
/
+56
2023-07-10
target/riscv: update cur_pmbase/pmmask based on mode affected by MPRV
Weiwei Li
2
-9
/
+25
2023-07-10
target/riscv: Add additional xlen for address when MPRV=1
Weiwei Li
3
-8
/
+55
2023-07-10
target/riscv/cpu.c: fix veyron-v1 CPU properties
Daniel Henrique Barboza
1
-0
/
+3
2023-07-10
target/riscv: Remove redundant assignment to SXL
Weiwei Li
1
-4
/
+0
2023-07-10
target/riscv: Support MSTATUS.MPV/GVA only when RVH is enabled
Weiwei Li
1
-6
/
+4
2023-07-10
target/riscv: Make MPV only work when MPP != PRV_M
Weiwei Li
2
-2
/
+4
2023-07-10
disas/riscv: Add support for XThead* instructions
Christoph Müllner
1
-0
/
+11
2023-07-10
target/riscv: Factor out extension tests to cpu_cfg.h
Christoph Müllner
2
-25
/
+28
2023-07-10
target/riscv: Use xl instead of mxl for disassemble
LIU Zhiwei
1
-1
/
+2
2023-07-09
target/riscv: Use aesdec_ISB_ISR_IMC_AK
Richard Henderson
1
-91
/
+10
2023-07-09
target/riscv: Use aesenc_SB_SR_MC_AK
Richard Henderson
1
-1
/
+6
2023-07-09
target/riscv: Use aesdec_IMC
Richard Henderson
1
-10
/
+5
2023-07-09
target/riscv: Use aesdec_ISB_ISR_AK
Richard Henderson
1
-1
/
+6
[next]