index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
vector_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-10-12
target/riscv: Fix vfwmaccbf16.vf
Max Chou
1
-1
/
+1
2023-10-07
tcg: Correct invalid mentions of 'softmmu' by 'system-mode'
Philippe Mathieu-Daudé
1
-1
/
+1
2023-09-29
target/riscv: vector_helper: Fixup local variables shadowing
Alistair Francis
1
-3
/
+4
2023-09-11
target/riscv: Refactor some of the generic vector functionality
Kiran Ostrolenk
1
-42
/
+0
2023-09-11
target/riscv: Refactor some of the generic vector functionality
Kiran Ostrolenk
1
-200
/
+1
2023-09-11
target/riscv: Fix page_check_range use in fault-only-first
LIU Zhiwei
1
-1
/
+1
2023-08-31
target/translate: Include missing 'exec/cpu_ldst.h' header
Philippe Mathieu-Daudé
1
-0
/
+1
2023-08-24
include/exec: Replace target_ulong with abi_ptr in cpu_[st|ld]*()
Anton Johansson
1
-1
/
+1
2023-07-19
target/riscv: Fix LMUL check to use VLEN
Rob Bradford
1
-2
/
+2
2023-07-15
accel/tcg: Return bool from page_check_range
Richard Henderson
1
-1
/
+1
2023-07-10
target/riscv: Add support for Zvfbfwma extension
Weiwei Li
1
-0
/
+11
2023-07-10
target/riscv: Add support for Zvfbfmin extension
Weiwei Li
1
-0
/
+6
2023-06-13
target/riscv/vector_helper.c: Remove the check for extra tail elements
Xiao Wang
1
-16
/
+6
2023-06-13
target/riscv/vector_helper.c: clean up reference of MTYPE
Xiao Wang
1
-5
/
+1
2023-06-13
target/riscv: Fix pointer mask transformation for vector address
Weiwei Li
1
-1
/
+1
2023-06-13
target/riscv/vector_helper.c: skip set tail when vta is zero
Daniel Henrique Barboza
1
-3
/
+8
2023-05-05
target/riscv: Fix lines with over 80 characters
Weiwei Li
1
-26
/
+50
2023-05-05
target/riscv: Fix format for comments
Weiwei Li
1
-33
/
+49
2023-05-05
target/riscv: Fix format for indentation
Weiwei Li
1
-78
/
+81
2023-03-01
target/riscv/vector_helper.c: avoid env_archcpu() when reading RISCVCPUConfig
Daniel Henrique Barboza
1
-10
/
+10
2023-03-01
target/riscv/vector_helper.c: create vext_set_tail_elems_1s()
Daniel Henrique Barboza
1
-56
/
+30
2023-02-23
target/riscv: Fix vslide1up.vf and vslide1down.vf
LIU Zhiwei
1
-2
/
+2
2022-12-14
cleanup: Tweak and re-run return_directly.cocci
Markus Armbruster
1
-21
/
+7
2022-10-24
treewide: Remove the unnecessary space before semicolon
Bin Meng
1
-1
/
+1
2022-09-27
target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unordered
Yang Liu
1
-6
/
+13
2022-09-27
target/riscv: rvv-1.0: Simplify vfwredsum code
Yang Liu
1
-46
/
+10
2022-09-07
target/riscv: rvv: Add mask agnostic for vector permutation instructions
Yueh-Ting (eop) Chen
1
-2
/
+24
2022-09-07
target/riscv: rvv: Add mask agnostic for vector mask instructions
Yueh-Ting (eop) Chen
1
-0
/
+11
2022-09-07
target/riscv: rvv: Add mask agnostic for vector floating-point instructions
Yueh-Ting (eop) Chen
1
-0
/
+26
2022-09-07
target/riscv: rvv: Add mask agnostic for vector fix-point arithmetic instruct...
Yueh-Ting (eop) Chen
1
-10
/
+16
2022-09-07
target/riscv: rvv: Add mask agnostic for vector integer comparison instructions
Yueh-Ting (eop) Chen
1
-0
/
+10
2022-09-07
target/riscv: rvv: Add mask agnostic for vector integer shift instructions
Yueh-Ting (eop) Chen
1
-0
/
+7
2022-09-07
target/riscv: rvv: Add mask agnostic for vx instructions
Yueh-Ting (eop) Chen
1
-0
/
+3
2022-09-07
target/riscv: rvv: Add mask agnostic for vector load / store instructions
Yueh-Ting (eop) Chen
1
-11
/
+24
2022-09-07
target/riscv: rvv: Add mask agnostic for vv instructions
Yueh-Ting (eop) Chen
1
-0
/
+8
2022-06-10
target/riscv: rvv: Add tail agnostic for vector permutation instructions
eopXD
1
-0
/
+40
2022-06-10
target/riscv: rvv: Add tail agnostic for vector mask instructions
eopXD
1
-0
/
+30
2022-06-10
target/riscv: rvv: Add tail agnostic for vector reduction instructions
eopXD
1
-0
/
+20
2022-06-10
target/riscv: rvv: Add tail agnostic for vector floating-point instructions
eopXD
1
-196
/
+244
2022-06-10
target/riscv: rvv: Add tail agnostic for vector fix-point arithmetic instruct...
eopXD
1
-106
/
+114
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer merge and move instru...
eopXD
1
-0
/
+20
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer comparison instructions
eopXD
1
-0
/
+18
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer shift instructions
eopXD
1
-0
/
+11
2022-06-10
target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructions
eopXD
1
-138
/
+176
2022-06-10
target/riscv: rvv: Add tail agnostic for vector load / store instructions
eopXD
1
-0
/
+60
2022-06-10
target/riscv: rvv: Add tail agnostic for vv instructions
eopXD
1
-129
/
+167
2022-06-10
target/riscv: rvv: Rename ambiguous esz
eopXD
1
-38
/
+38
2022-06-10
target/riscv: rvv: Prune redundant access_type parameter passed
eopXD
1
-19
/
+16
2022-06-10
target/riscv: rvv: Prune redundant ESZ, DSZ parameter passed
eopXD
1
-567
/
+565
2022-04-22
target/riscv: fix start byte for vmv<nf>r.v when vstart != 0
Weiwei Li
1
-3
/
+5
[next]