index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
vector_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-10-24
treewide: Remove the unnecessary space before semicolon
Bin Meng
1
-1
/
+1
2022-09-27
target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unordered
Yang Liu
1
-6
/
+13
2022-09-27
target/riscv: rvv-1.0: Simplify vfwredsum code
Yang Liu
1
-46
/
+10
2022-09-07
target/riscv: rvv: Add mask agnostic for vector permutation instructions
Yueh-Ting (eop) Chen
1
-2
/
+24
2022-09-07
target/riscv: rvv: Add mask agnostic for vector mask instructions
Yueh-Ting (eop) Chen
1
-0
/
+11
2022-09-07
target/riscv: rvv: Add mask agnostic for vector floating-point instructions
Yueh-Ting (eop) Chen
1
-0
/
+26
2022-09-07
target/riscv: rvv: Add mask agnostic for vector fix-point arithmetic instruct...
Yueh-Ting (eop) Chen
1
-10
/
+16
2022-09-07
target/riscv: rvv: Add mask agnostic for vector integer comparison instructions
Yueh-Ting (eop) Chen
1
-0
/
+10
2022-09-07
target/riscv: rvv: Add mask agnostic for vector integer shift instructions
Yueh-Ting (eop) Chen
1
-0
/
+7
2022-09-07
target/riscv: rvv: Add mask agnostic for vx instructions
Yueh-Ting (eop) Chen
1
-0
/
+3
2022-09-07
target/riscv: rvv: Add mask agnostic for vector load / store instructions
Yueh-Ting (eop) Chen
1
-11
/
+24
2022-09-07
target/riscv: rvv: Add mask agnostic for vv instructions
Yueh-Ting (eop) Chen
1
-0
/
+8
2022-06-10
target/riscv: rvv: Add tail agnostic for vector permutation instructions
eopXD
1
-0
/
+40
2022-06-10
target/riscv: rvv: Add tail agnostic for vector mask instructions
eopXD
1
-0
/
+30
2022-06-10
target/riscv: rvv: Add tail agnostic for vector reduction instructions
eopXD
1
-0
/
+20
2022-06-10
target/riscv: rvv: Add tail agnostic for vector floating-point instructions
eopXD
1
-196
/
+244
2022-06-10
target/riscv: rvv: Add tail agnostic for vector fix-point arithmetic instruct...
eopXD
1
-106
/
+114
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer merge and move instru...
eopXD
1
-0
/
+20
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer comparison instructions
eopXD
1
-0
/
+18
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer shift instructions
eopXD
1
-0
/
+11
2022-06-10
target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructions
eopXD
1
-138
/
+176
2022-06-10
target/riscv: rvv: Add tail agnostic for vector load / store instructions
eopXD
1
-0
/
+60
2022-06-10
target/riscv: rvv: Add tail agnostic for vv instructions
eopXD
1
-129
/
+167
2022-06-10
target/riscv: rvv: Rename ambiguous esz
eopXD
1
-38
/
+38
2022-06-10
target/riscv: rvv: Prune redundant access_type parameter passed
eopXD
1
-19
/
+16
2022-06-10
target/riscv: rvv: Prune redundant ESZ, DSZ parameter passed
eopXD
1
-567
/
+565
2022-04-22
target/riscv: fix start byte for vmv<nf>r.v when vstart != 0
Weiwei Li
1
-3
/
+5
2022-04-22
target/riscv: optimize helper for vmv<nr>r.v
Weiwei Li
1
-18
/
+11
2022-04-06
Replace config-time define HOST_WORDS_BIGENDIAN
Marc-André Lureau
1
-1
/
+1
2022-02-16
target/riscv: Fix vill field write in vtype
LIU Zhiwei
1
-0
/
+1
2022-01-21
target/riscv: Adjust vector address with mask
LIU Zhiwei
1
-10
/
+15
2022-01-21
target/riscv: Fix check range for first fault only
LIU Zhiwei
1
-2
/
+2
2022-01-21
target/riscv: Adjust vsetvl according to XLEN
LIU Zhiwei
1
-2
/
+5
2022-01-21
target/riscv: Split out the vill from vtype
LIU Zhiwei
1
-1
/
+2
2021-12-20
target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to vmandn.mm and vmo...
Frank Chang
1
-2
/
+2
2021-12-20
target/riscv: rvv-1.0: add vector unit-stride mask load/store insns
Frank Chang
1
-0
/
+21
2021-12-20
target/riscv: rvv-1.0: add evl parameter to vext_ldst_us()
Frank Chang
1
-18
/
+18
2021-12-20
target/riscv: rvv-1.0: floating-point reciprocal estimate instruction
Frank Chang
1
-0
/
+191
2021-12-20
target/riscv: rvv-1.0: floating-point reciprocal square-root estimate instruc...
Frank Chang
1
-0
/
+183
2021-12-20
target/riscv: rvv-1.0: implement vstart CSR
Frank Chang
1
-74
/
+136
2021-12-20
target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits
Frank Chang
1
-1
/
+1
2021-12-20
target/riscv: rvv-1.0: narrowing floating-point/integer type-convert
Frank Chang
1
-20
/
+25
2021-12-20
target/riscv: rvv-1.0: widening floating-point/integer type-convert
Frank Chang
1
-1
/
+6
2021-12-20
target/riscv: rvv-1.0: floating-point min/max instructions
Frank Chang
1
-12
/
+12
2021-12-20
target/riscv: rvv-1.0: remove vmford.vv and vmford.vf
Frank Chang
1
-7
/
+0
2021-12-20
target/riscv: rvv-1.0: remove widening saturating scaled multiply-add
Frank Chang
1
-205
/
+0
2021-12-20
target/riscv: rvv-1.0: single-width floating-point reduction
Frank Chang
1
-6
/
+6
2021-12-20
target/riscv: rvv-1.0: narrowing fixed-point clip instructions
Frank Chang
1
-26
/
+26
2021-12-20
target/riscv: rvv-1.0: floating-point slide instructions
Frank Chang
1
-45
/
+96
2021-12-20
target/riscv: rvv-1.0: slide instructions
Frank Chang
1
-7
/
+12
[next]