index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
tcg
Age
Commit message (
Expand
)
Author
Files
Lines
2023-11-07
target/riscv: Add "pmu-mask" property to replace "pmu-num"
Rob Bradford
1
-2
/
+2
2023-11-07
target/riscv: Propagate error from PMU setup
Rob Bradford
1
-1
/
+7
2023-11-07
target/riscv: Add cfg properties for Zvks[c|g] extensions
Max Chou
1
-0
/
+17
2023-11-07
target/riscv: Add cfg properties for Zvkn[c|g] extensions
Max Chou
1
-0
/
+20
2023-11-07
target/riscv: Add cfg property for Zvkb extension
Max Chou
1
-3
/
+3
2023-11-07
target/riscv: Add cfg property for Zvkt extension
Max Chou
1
-0
/
+5
2023-11-07
target/riscv: add zihpm extension flag for TCG
Daniel Henrique Barboza
1
-0
/
+13
2023-11-07
target/riscv: add zicntr extension flag for TCG
Daniel Henrique Barboza
1
-0
/
+8
2023-11-07
Add epmp to extensions list and rename it to smepmp
Himanshu Chauhan
1
-2
/
+2
2023-11-07
target/riscv: add riscv_cpu_accelerator_compatible()
Daniel Henrique Barboza
2
-1
/
+7
2023-11-07
target/riscv/tcg: add tcg_cpu_finalize_features()
Daniel Henrique Barboza
2
-28
/
+36
2023-11-07
target/riscv: Set VS* bits to one in mideleg when H-Ext is enabled
Rajnesh Kanwal
1
-1
/
+6
2023-11-07
target/riscv: rename ext_icsr to ext_zicsr
Daniel Henrique Barboza
1
-7
/
+7
2023-11-07
target/riscv: rename ext_ifencei to ext_zifencei
Daniel Henrique Barboza
1
-4
/
+4
2023-10-12
target/riscv: deprecate capital 'Z' CPU properties
Daniel Henrique Barboza
1
-1
/
+30
2023-10-12
target/riscv/tcg: remove RVG warning
Daniel Henrique Barboza
1
-1
/
+0
2023-10-12
target/riscv/tcg-cpu.c: add extension properties for all cpus
Daniel Henrique Barboza
1
-14
/
+50
2023-10-12
target/riscv: add riscv_cpu_get_name()
Daniel Henrique Barboza
1
-1
/
+3
2023-10-12
target/riscv/cpu: move priv spec functions to tcg-cpu.c
Daniel Henrique Barboza
1
-0
/
+38
2023-10-12
target/riscv/tcg: move riscv_cpu_add_misa_properties() to tcg-cpu.c
Daniel Henrique Barboza
1
-0
/
+90
2023-10-12
target/riscv/tcg: introduce tcg_cpu_instance_init()
Daniel Henrique Barboza
1
-0
/
+149
2023-10-12
target/riscv: move riscv_tcg_ops to tcg-cpu.c
Daniel Henrique Barboza
1
-1
/
+59
2023-10-12
target/riscv: move riscv_cpu_validate_set_extensions() to tcg-cpu.c
Daniel Henrique Barboza
2
-0
/
+384
2023-10-12
target/riscv: move riscv_cpu_realize_tcg() to TCG::cpu_realizefn()
Daniel Henrique Barboza
1
-0
/
+133
2023-10-12
target/riscv: introduce TCG AccelCPUClass
Daniel Henrique Barboza
2
-0
/
+60