index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
pmp.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-10-14
target/riscv: pmp: Fixup TLB size calculation
Alistair Francis
1
-0
/
+12
2022-07-03
target/riscv/pmp: guard against PMP ranges with a negative size
Nicolas Pitre
1
-0
/
+3
2022-04-22
target/riscv/pmp: fix NAPOT range computation overflow
Nicolas Pitre
1
-11
/
+3
2022-01-21
target/riscv: Adjust pmpcfg access with mxl
LIU Zhiwei
1
-8
/
+4
2021-07-15
target/riscv: pmp: Fix some typos
Bin Meng
1
-5
/
+5
2021-06-08
target/riscv/pmp: Add assert for ePMP operations
Alistair Francis
1
-0
/
+4
2021-05-11
target/riscv/pmp: Remove outdated comment
Alistair Francis
1
-4
/
+0
2021-05-11
target/riscv: Implementation of enhanced PMP (ePMP)
Hou Weiying
1
-8
/
+146
2021-05-11
target/riscv: Add ePMP CSR access functions
Hou Weiying
1
-0
/
+34
2021-05-11
target/riscv: Fix the PMP is locked check when using TOR
Alistair Francis
1
-10
/
+16
2021-03-22
target/riscv: flush TLB pages if PMP permission has been changed
Jim Shu
1
-0
/
+4
2021-03-22
target/riscv: propagate PMP permission to TLB page
Jim Shu
1
-21
/
+59
2021-01-16
target/riscv/pmp: Raise exception if no PMP entry is configured
Atish Patra
1
-2
/
+2
2020-11-03
target/riscv: Add PMP state description
Yifei Jiang
1
-11
/
+18
2020-08-21
target/riscv: Change the TLB page size depends on PMP entries.
Zong Li
1
-0
/
+52
2020-08-21
riscv: Fix bug in setting pmpcfg CSR for RISCV64
Hou Weiying
1
-3
/
+2
2020-07-13
target/riscv: Fix pmp NA4 implementation
Alexandre Mergnat
1
-1
/
+1
2020-06-19
target/riscv: Use a smaller guess size for no-MMU PMP
Alistair Francis
1
-5
/
+9
2019-10-28
target/riscv: PMP violation due to wrong size parameter
Dayeol Lee
1
-1
/
+12
2019-09-17
target/riscv/pmp: Convert qemu_log_mask(LOG_TRACE) to trace events
Philippe Mathieu-Daudé
1
-21
/
+10
2019-09-17
target/riscv/pmp: Restrict priviledged PMP to system-mode emulation
Philippe Mathieu-Daudé
1
-4
/
+0
2019-06-23
RISC-V: Fix a PMP bug where it succeeds even if PMP entry is off
Hesham Almatary
1
-4
/
+5
2019-06-23
RISC-V: Check for the effective memory privilege mode during PMP checks
Hesham Almatary
1
-3
/
+3
2019-06-23
target/riscv: Fix PMP range boundary address bug
Dayeol Lee
1
-1
/
+1
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-1
/
+0
2019-03-19
riscv: pmp: Log pmp access errors as guest errors
Alistair Francis
1
-7
/
+13
2018-12-20
target/riscv/pmp.c: Fix pmp_decode_napot()
Anup Patel
1
-1
/
+1
2018-10-30
target/riscv/pmp.c: pmpcfg_csr_read returns bogus value on RV64
Dayeol Lee
1
-1
/
+1
2018-03-07
RISC-V Physical Memory Protection
Michael Clark
1
-0
/
+380