aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/op_helper.c
AgeCommit message (Expand)AuthorFilesLines
2023-08-31target/helpers: Remove unnecessary 'qemu/main-loop.h' headerPhilippe Mathieu-Daudé1-1/+0
2023-08-31target/translate: Include missing 'exec/cpu_ldst.h' headerPhilippe Mathieu-Daudé1-0/+1
2023-07-10target/riscv: Make MPV only work when MPP != PRV_MWeiwei Li1-1/+2
2023-05-05target/riscv: Check SUM in the correct registerRichard Henderson1-1/+5
2023-05-05target/riscv: Move hstatus.spvp check to check_access_hlsvRichard Henderson1-1/+1
2023-05-05target/riscv: Rename MMU_HYP_ACCESS_BIT to MMU_2STAGE_BITRichard Henderson1-1/+1
2023-05-05target/riscv: Handle HLV, HSV via helpersRichard Henderson1-6/+93
2023-05-05target/riscv: Use cpu_ld*_code_mmu for HLVXRichard Henderson1-2/+11
2023-05-05target/riscv: Reduce overhead of MSTATUS_SUM changeFei Wu1-2/+3
2023-05-05target/riscv: fix H extension TVM trapYi Chen1-6/+6
2023-05-05target/riscv: Use PRV_RESERVED instead of PRV_HWeiwei Li1-1/+1
2023-05-05target/riscv: Fix the mstatus.MPP value after executing MRETWeiwei Li1-1/+2
2023-05-05target/riscv: Fix format for indentationWeiwei Li1-2/+2
2023-05-05target/riscv: Remove riscv_cpu_virt_enabled()Weiwei Li1-9/+9
2023-05-05target/riscv: Remove redundant check on RVHWeiwei Li1-2/+1
2023-03-05target/riscv: implement Zicbom extensionChristoph Muellner1-0/+67
2023-03-05target/riscv: implement Zicboz extensionChristoph Muellner1-0/+68
2023-03-01target/riscv: remove RISCV_FEATURE_PMPDaniel Henrique Barboza1-1/+1
2023-02-07RISC-V: Adding XTheadSync ISA extensionChristoph Müllner1-0/+6
2023-01-06target/riscv: Clear mstatus.MPRV when leaving M-mode for priv spec 1.12+Bin Meng1-0/+6
2023-01-06target/riscv: Simplify helper_sret() a little bitBin Meng1-14/+6
2023-01-06target/riscv: Fix mret exception cause when no pmp rule is configuredBin Meng1-1/+1
2022-04-29target/riscv: rvk: add CSR support for ZkrWeiwei Li1-0/+9
2022-04-21compiler.h: replace QEMU_NORETURN with G_NORETURNMarc-André Lureau1-2/+2
2022-01-21target/riscv: Adjust csr write mask with XLENLIU Zhiwei1-1/+2
2022-01-21target/riscv: Don't save pc when exception returnLIU Zhiwei1-2/+2
2022-01-08target/riscv: helper functions to wrap calls to 128-bit csr insnsFrédéric Pétrot1-0/+44
2022-01-08target/riscv/pmp: fix no pmp illegal intrsNikita Shubin1-1/+2
2021-09-01target/riscv: Reorg csr instructionsRichard Henderson1-11/+7
2021-06-08target/riscv: fix wfi exception behaviorJose Martins1-3/+8
2021-05-11target/riscv: Use RISCVException enum for CSR accessAlistair Francis1-9/+9
2021-05-02hw: Do not include qemu/log.h if it is not necessaryThomas Huth1-1/+0
2021-01-16target/riscv/pmp: Raise exception if no PMP entry is configuredAtish Patra1-0/+5
2020-11-09target/riscv: Split the Hypervisor execute load helpersAlistair Francis1-27/+9
2020-11-09target/riscv: Remove the hyp load and store functionsAlistair Francis1-86/+0
2020-11-09target/riscv: Remove the HS_TWO_STAGE flagAlistair Francis1-12/+0
2020-11-09target/riscv: Set the virtualised MMU mode when doing hyp accessesAlistair Francis1-13/+17
2020-11-03target/riscv: Merge m/vsstatus and m/vsstatush into one uint64_t unitYifei Jiang1-7/+4
2020-10-22target/riscv: Fix implementation of HLVX.WU instructionGeorg Kotheimer1-3/+3
2020-10-22riscv: Convert interrupt logs to use qemu_log_mask()Alistair Francis1-1/+0
2020-08-25target/riscv: Support the Virtual Instruction faultAlistair Francis1-4/+38
2020-08-25target/riscv: Return the exception from invalid CSR accessesAlistair Francis1-6/+12
2020-08-25target/riscv: Update the Hypervisor trap return/entryAlistair Francis1-6/+2
2020-08-25target/riscv: Allow generating hlv/hlvx/hsv instructionsAlistair Francis1-0/+114
2020-06-19target/riscv: Implement checks for hfenceAlistair Francis1-0/+13
2020-06-03target/riscv: Drop support for ISA spec version 1.09.1Alistair Francis1-12/+5
2020-03-16target/riscv: Correctly implement TSR trapAlistair Francis1-1/+1
2020-02-27target/riscv: Add the MSTATUS_MPV_ISSET helper macroAlistair Francis1-1/+1
2020-02-27target/riscv: Add support for the 32-bit MSTATUSH CSRAlistair Francis1-0/+4
2020-02-27target/riscv: Add Hypervisor trap return supportAlistair Francis1-10/+52
generated by cgit v1.1 at 2024-10-28 09:47:21 +0000