aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/meson.build
AgeCommit message (Expand)AuthorFilesLines
2022-02-16target/riscv: Add XVentanaCondOps custom extensionPhilipp Tomsich1-0/+1
2022-01-21target/riscv: Support start kernel directly by KVMYifei Jiang1-1/+1
2022-01-21target/riscv: Add target/riscv/kvm.c to place the public kvm interfaceYifei Jiang1-0/+1
2022-01-08target/riscv: support for 128-bit M extensionFrédéric Pétrot1-0/+1
2021-06-08target/riscv: rvb: generalized reverseFrank Chang1-0/+1
2021-05-11target/riscv: Consolidate RV32/64 16-bit instructionsAlistair Francis1-8/+3
2021-05-11target/riscv: Consolidate RV32/64 32-bit instructionsAlistair Francis1-1/+1
2021-03-04target-riscv: support QMP dump-guest-memoryYifei Jiang1-0/+1
2020-11-03target/riscv: Add basic vmstate description of CPUYifei Jiang1-1/+2
2020-08-21meson: targetPaolo Bonzini1-0/+34