index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
internals.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-11-07
target/riscv: Use env_archcpu() in [check_]nanbox()
Philippe Mathieu-Daudé
1
-4
/
+4
2023-05-05
target/riscv: Introduce mmuidx_2stage
Richard Henderson
1
-0
/
+5
2023-05-05
target/riscv: Introduce mmuidx_priv
Richard Henderson
1
-0
/
+9
2023-05-05
target/riscv: Introduce mmuidx_sum
Richard Henderson
1
-0
/
+5
2023-05-05
target/riscv: Rename MMU_HYP_ACCESS_BIT to MMU_2STAGE_BIT
Richard Henderson
1
-2
/
+4
2023-05-05
target/riscv: Reduce overhead of MSTATUS_SUM change
Fei Wu
1
-0
/
+14
2022-09-07
target/riscv: rvv: Add mask agnostic for vv instructions
Yueh-Ting (eop) Chen
1
-2
/
+3
2022-06-10
target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructions
eopXD
1
-2
/
+3
2022-06-10
target/riscv: rvv: Add tail agnostic for vv instructions
eopXD
1
-2
/
+3
2022-03-03
target/riscv: add support for zhinx/zhinxmin
Weiwei Li
1
-3
/
+13
2022-03-03
target/riscv: add support for zfinx
Weiwei Li
1
-3
/
+13
2021-12-20
target/riscv: add "set round to odd" rounding mode helper function
Frank Chang
1
-0
/
+1
2021-12-20
target/riscv: introduce floating-point rounding mode enum
Frank Chang
1
-0
/
+9
2021-12-20
target/riscv: rvv-1.0: floating-point scalar move instructions
Frank Chang
1
-5
/
+0
2021-12-20
target/riscv: rvv-1.0: remove MLEN calculations
Frank Chang
1
-5
/
+4
2021-12-20
target/riscv: zfh: half-precision computational
Kito Cheng
1
-0
/
+16
2020-11-03
target/riscv: Add basic vmstate description of CPU
Yifei Jiang
1
-0
/
+4
2020-08-21
target/riscv: Check nanboxed inputs to fp helpers
Richard Henderson
1
-0
/
+11
2020-08-21
target/riscv: Generate nanboxed results from fp helpers
Richard Henderson
1
-0
/
+5
2020-07-02
target/riscv: integer scalar move instruction
LIU Zhiwei
1
-0
/
+6
2020-07-02
target/riscv: vector floating-point classify instructions
LIU Zhiwei
1
-0
/
+5
2020-07-02
target/riscv: add vector amo operations
LIU Zhiwei
1
-0
/
+1
2020-07-02
target/riscv: add vector stride load and store instructions
LIU Zhiwei
1
-0
/
+5
2020-07-02
target/riscv: add an internals.h header
LIU Zhiwei
1
-0
/
+24