| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2021-09-01 | target/riscv: Use {get,dest}_gpr for RVV | Richard Henderson | 1 | -53/+21 |
| 2021-09-01 | target/riscv: Add DisasContext to gen_get_gpr, gen_set_gpr | Richard Henderson | 1 | -18/+18 |
| 2021-09-01 | target/riscv: Use tcg_constant_* | Richard Henderson | 1 | -42/+23 |
| 2021-06-08 | target/riscv: Pass the same value to oprsz and maxsz. | LIU Zhiwei | 1 | -39/+50 |
| 2021-05-11 | target/riscv: Consolidate RV32/64 32-bit instructions | Alistair Francis | 1 | -19/+20 |
| 2020-08-21 | meson: rename included C source files to .c.inc | Paolo Bonzini | 1 | -0/+2902 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |