index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
helper.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-08-25
target/riscv: Support the Virtual Instruction fault
Alistair Francis
1
-0
/
+1
2020-08-25
target/riscv: Allow generating hlv/hlvx/hsv instructions
Alistair Francis
1
-0
/
+3
2020-07-02
target/riscv: vector compress instruction
LIU Zhiwei
1
-0
/
+5
2020-07-02
target/riscv: vector register gather instruction
LIU Zhiwei
1
-0
/
+9
2020-07-02
target/riscv: vector slide instructions
LIU Zhiwei
1
-0
/
+17
2020-07-02
target/riscv: vector element index instruction
LIU Zhiwei
1
-0
/
+5
2020-07-02
target/riscv: vector iota instruction
LIU Zhiwei
1
-0
/
+5
2020-07-02
target/riscv: set-X-first mask bit
LIU Zhiwei
1
-0
/
+4
2020-07-02
target/riscv: vmfirst find-first-set mask bit
LIU Zhiwei
1
-0
/
+2
2020-07-02
target/riscv: vector mask population count vmpopc
LIU Zhiwei
1
-0
/
+2
2020-07-02
target/riscv: vector mask-register logical instructions
LIU Zhiwei
1
-0
/
+9
2020-07-02
target/riscv: vector widening floating-point reduction instructions
LIU Zhiwei
1
-0
/
+3
2020-07-02
target/riscv: vector single-width floating-point reduction instructions
LIU Zhiwei
1
-0
/
+10
2020-07-02
target/riscv: vector wideing integer reduction instructions
LIU Zhiwei
1
-0
/
+7
2020-07-02
target/riscv: vector single-width integer reduction instructions
LIU Zhiwei
1
-0
/
+33
2020-07-02
target/riscv: narrowing floating-point/integer type-convert instructions
LIU Zhiwei
1
-0
/
+11
2020-07-02
target/riscv: widening floating-point/integer type-convert instructions
LIU Zhiwei
1
-0
/
+11
2020-07-02
target/riscv: vector floating-point/integer type-convert instructions
LIU Zhiwei
1
-0
/
+13
2020-07-02
target/riscv: vector floating-point merge instructions
LIU Zhiwei
1
-0
/
+4
2020-07-02
target/riscv: vector floating-point classify instructions
LIU Zhiwei
1
-0
/
+4
2020-07-02
target/riscv: vector floating-point compare instructions
LIU Zhiwei
1
-0
/
+37
2020-07-02
target/riscv: vector floating-point sign-injection instructions
LIU Zhiwei
1
-0
/
+19
2020-07-02
target/riscv: vector floating-point min/max instructions
LIU Zhiwei
1
-0
/
+13
2020-07-02
target/riscv: vector floating-point square-root instruction
LIU Zhiwei
1
-0
/
+4
2020-07-02
target/riscv: vector widening floating-point fused multiply-add instructions
LIU Zhiwei
1
-0
/
+17
2020-07-02
target/riscv: vector single-width floating-point fused multiply-add instructions
LIU Zhiwei
1
-0
/
+49
2020-07-02
target/riscv: vector widening floating-point multiply
LIU Zhiwei
1
-0
/
+5
2020-07-02
target/riscv: vector single-width floating-point multiply/divide instructions
LIU Zhiwei
1
-0
/
+16
2020-07-02
target/riscv: vector widening floating-point add/subtract instructions
LIU Zhiwei
1
-0
/
+17
2020-07-02
target/riscv: vector single-width floating-point add/subtract instructions
LIU Zhiwei
1
-0
/
+16
2020-07-02
target/riscv: vector narrowing fixed-point clip instructions
LIU Zhiwei
1
-0
/
+13
2020-07-02
target/riscv: vector single-width scaling shift instructions
LIU Zhiwei
1
-0
/
+17
2020-07-02
target/riscv: vector widening saturating scaled multiply-add
LIU Zhiwei
1
-0
/
+22
2020-07-02
target/riscv: vector single-width fractional multiply with rounding and satur...
LIU Zhiwei
1
-0
/
+9
2020-07-02
target/riscv: vector single-width averaging add and subtract
LIU Zhiwei
1
-0
/
+17
2020-07-02
target/riscv: vector single-width saturating add and subtract
LIU Zhiwei
1
-0
/
+33
2020-07-02
target/riscv: vector integer merge and move instructions
LIU Zhiwei
1
-0
/
+17
2020-07-02
target/riscv: vector widening integer multiply-add instructions
LIU Zhiwei
1
-0
/
+22
2020-07-02
target/riscv: vector single-width integer multiply-add instructions
LIU Zhiwei
1
-0
/
+33
2020-07-02
target/riscv: vector widening integer multiply instructions
LIU Zhiwei
1
-0
/
+19
2020-07-02
target/riscv: vector integer divide instructions
LIU Zhiwei
1
-0
/
+33
2020-07-02
target/riscv: vector single-width integer multiply instructions
LIU Zhiwei
1
-0
/
+33
2020-07-02
target/riscv: vector integer min/max instructions
LIU Zhiwei
1
-0
/
+33
2020-07-02
target/riscv: vector integer comparison instructions
LIU Zhiwei
1
-0
/
+57
2020-07-02
target/riscv: vector narrowing integer right shift instructions
LIU Zhiwei
1
-0
/
+13
2020-07-02
target/riscv: vector single-width bit shift instructions
LIU Zhiwei
1
-0
/
+25
2020-07-02
target/riscv: vector bitwise logical instructions
LIU Zhiwei
1
-0
/
+25
2020-07-02
target/riscv: vector integer add-with-carry / subtract-with-borrow instructions
LIU Zhiwei
1
-0
/
+33
2020-07-02
target/riscv: vector widening integer add and subtract
LIU Zhiwei
1
-0
/
+49
2020-07-02
target/riscv: vector single-width integer add and subtract
LIU Zhiwei
1
-0
/
+25
[next]