index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
cpu_cfg.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-11-07
target/riscv: Add "pmu-mask" property to replace "pmu-num"
Rob Bradford
1
-1
/
+1
2023-11-07
target/riscv: Add cfg properties for Zvks[c|g] extensions
Max Chou
1
-0
/
+3
2023-11-07
target/riscv: Add cfg properties for Zvkn[c|g] extensions
Max Chou
1
-0
/
+3
2023-11-07
target/riscv: Add cfg property for Zvkb extension
Max Chou
1
-0
/
+1
2023-11-07
target/riscv: Add cfg property for Zvkt extension
Max Chou
1
-0
/
+1
2023-11-07
target/riscv: add zihpm extension flag for TCG
Daniel Henrique Barboza
1
-0
/
+1
2023-11-07
target/riscv: add zicntr extension flag for TCG
Daniel Henrique Barboza
1
-0
/
+1
2023-11-07
Add epmp to extensions list and rename it to smepmp
Himanshu Chauhan
1
-1
/
+1
2023-11-07
target/riscv: rename ext_icboz to ext_zicboz
Daniel Henrique Barboza
1
-1
/
+1
2023-11-07
target/riscv: rename ext_icbom to ext_zicbom
Daniel Henrique Barboza
1
-1
/
+1
2023-11-07
target/riscv: rename ext_icsr to ext_zicsr
Daniel Henrique Barboza
1
-1
/
+1
2023-11-07
target/riscv: rename ext_ifencei to ext_zifencei
Daniel Henrique Barboza
1
-1
/
+1
2023-09-11
target/riscv: Add Zihintntl extension ISA string to DTS
Jason Chien
1
-0
/
+1
2023-09-11
target/riscv: Add Zvksed ISA extension support
Max Chou
1
-0
/
+1
2023-09-11
target/riscv: Add Zvkg ISA extension support
Nazar Kazakov
1
-0
/
+1
2023-09-11
target/riscv: Add Zvksh ISA extension support
Lawrence Hunter
1
-0
/
+1
2023-09-11
target/riscv: Add Zvknh ISA extension support
Kiran Ostrolenk
1
-0
/
+2
2023-09-11
target/riscv: Add Zvkned ISA extension support
Nazar Kazakov
1
-0
/
+1
2023-09-11
target/riscv: Add Zvbb ISA extension support
Dickon Hood
1
-0
/
+1
2023-09-11
target/riscv: Add Zvbc ISA extension support
Lawrence Hunter
1
-0
/
+1
2023-07-10
riscv: Add support for the Zfa extension
Christoph Müllner
1
-0
/
+1
2023-07-10
target/riscv: Add properties for BF16 extensions
Weiwei Li
1
-0
/
+3
2023-07-10
disas/riscv: Add support for XThead* instructions
Christoph Müllner
1
-0
/
+11
2023-07-10
target/riscv: Factor out extension tests to cpu_cfg.h
Christoph Müllner
1
-0
/
+26
2023-06-13
target/riscv: Split RISCVCPUConfig declarations from cpu.h into cpu_cfg.h
Weiwei Li
1
-0
/
+136