index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
cpu_bits.h
Age
Commit message (
Expand
)
Author
Files
Lines
2021-10-22
target/riscv: Remove some unused macros
Alistair Francis
1
-8
/
+0
2021-09-21
target/riscv: csr: Rename HCOUNTEREN_CY and friends
Bin Meng
1
-4
/
+4
2021-09-21
target/riscv: Update the ePMP CSR address
Alistair Francis
1
-2
/
+2
2021-06-08
target/riscv: fix wfi exception behavior
Jose Martins
1
-0
/
+1
2021-05-11
target/riscv: Remove the unused HSTATUS_WPRI macro
Alistair Francis
1
-6
/
+0
2021-05-11
target/riscv: Remove the hardcoded SATP_MODE macro
Alistair Francis
1
-11
/
+0
2021-05-11
target/riscv: Remove the hardcoded MSTATUS_SD macro
Alistair Francis
1
-10
/
+0
2021-05-11
target/riscv: Remove the hardcoded HGATP_MODE macro
Alistair Francis
1
-11
/
+0
2021-05-11
target/riscv: Remove the hardcoded SSTATUS_SD macro
Alistair Francis
1
-6
/
+0
2021-05-11
target/riscv: Define ePMP mseccfg
Hou Weiying
1
-0
/
+3
2021-05-11
target/riscv: Convert the RISC-V exceptions to an enum
Alistair Francis
1
-21
/
+23
2021-05-11
target/riscv: Remove privilege v1.9 specific CSR related code
Atish Patra
1
-23
/
+0
2021-03-04
target-riscv: support QMP dump-guest-memory
Yifei Jiang
1
-0
/
+1
2021-01-18
riscv: Add semihosting support
Keith Packard
1
-0
/
+1
2020-12-17
target/riscv: csr: Remove compile time XLEN checks
Alistair Francis
1
-3
/
+1
2020-12-17
target/riscv: Fix definition of MSTATUS_TW and MSTATUS_TSR
Alex Richardson
1
-2
/
+2
2020-11-09
target/riscv: Remove the HS_TWO_STAGE flag
Alistair Francis
1
-1
/
+0
2020-11-03
target/riscv: Merge m/vsstatus and m/vsstatush into one uint64_t unit
Yifei Jiang
1
-15
/
+4
2020-08-25
target/riscv: Support the Virtual Instruction fault
Alistair Francis
1
-0
/
+6
2020-08-25
target/riscv: Support the v0.6 Hypervisor extension CRSs
Alistair Francis
1
-0
/
+3
2020-08-25
target/riscv: Update the CSRs to the v0.6 Hyp extension
Alistair Francis
1
-6
/
+8
2020-08-25
target/riscv: Update the Hypervisor trap return/entry
Alistair Francis
1
-0
/
+1
2020-08-25
target/riscv: Convert MSTATUS MTL to GVA
Alistair Francis
1
-2
/
+3
2020-08-25
target/riscv: Allow generating hlv/hlvx/hsv instructions
Alistair Francis
1
-0
/
+1
2020-08-25
target/riscv: Allow setting a two-stage lookup in the virt status
Alistair Francis
1
-0
/
+1
2020-07-02
target/riscv: support vector extension csr
LIU Zhiwei
1
-0
/
+15
2020-02-27
target/riscv: Add the MSTATUS_MPV_ISSET helper macro
Alistair Francis
1
-0
/
+11
2020-02-27
target/riscv: Add support for the 32-bit MSTATUSH CSR
Alistair Francis
1
-0
/
+3
2020-02-27
target/riscv: Add virtual register swapping function
Alistair Francis
1
-0
/
+7
2020-02-27
target/riscv: Add the force HS exception mode
Alistair Francis
1
-0
/
+6
2020-02-27
target/riscv: Add the virtulisation mode
Alistair Francis
1
-0
/
+3
2020-02-27
target/riscv: Rename the H irqs to VS irqs
Alistair Francis
1
-6
/
+6
2020-02-27
target/riscv: Add support for the new execption numbers
Alistair Francis
1
-16
/
+19
2020-02-27
target/riscv: Add the Hypervisor CSRs to CPUState
Alistair Francis
1
-13
/
+21
2019-09-17
target/riscv: Update the Hypervisor CSRs to v0.4
Alistair Francis
1
-17
/
+18
2019-06-25
target/riscv: Add the mcountinhibit CSR
Alistair Francis
1
-0
/
+1
2019-06-12
Supply missing header guards
Markus Armbruster
1
-0
/
+5
2019-05-24
target/riscv: Add the HGATP register masks
Alistair Francis
1
-0
/
+11
2019-05-24
target/riscv: Add the HSTATUS register masks
Alistair Francis
1
-0
/
+18
2019-05-24
target/riscv: Add Hypervisor CSR macros
Alistair Francis
1
-3
/
+6
2019-05-24
target/riscv: Add the MPV and MTL mstatus bits
Alistair Francis
1
-3
/
+2
2019-05-24
target/riscv: Mark privilege level 2 as reserved
Alistair Francis
1
-1
/
+1
2019-03-19
RISC-V: Fixes to CSR_* register macros.
Jim Wilson
1
-2
/
+33
2019-02-11
RISC-V: Add misa runtime write support
Michael Clark
1
-0
/
+11
2018-10-17
RISC-V: Update CSR and interrupt definitions
Michael Clark
1
-318
/
+365
2018-09-04
RISC-V: Improve page table walker spec compliance
Michael Clark
1
-2
/
+0
2018-03-07
RISC-V CPU Core Definition
Michael Clark
1
-0
/
+411