aboutsummaryrefslogtreecommitdiff
path: root/target/ppc/translate/vsx-impl.c.inc
AgeCommit message (Expand)AuthorFilesLines
2023-03-05target/ppc: Drop tcg_temp_freeRichard Henderson1-286/+1
2022-10-28target/ppc: Use gvec to decode XVTSTDC[DS]PLucas Mateus Castro (alqotel)1-10/+157
2022-10-28target/ppc: Moved XSTSTDC[QDS]P to decodetreeLucas Mateus Castro (alqotel)1-3/+17
2022-10-28target/ppc: Moved XVTSTDC[DS]P to decodetreeLucas Mateus Castro (alqotel)1-2/+26
2022-10-28target/ppc: Use gvec to decode XVCPSGN[SD]PLucas Mateus Castro (alqotel)1-56/+53
2022-10-28target/ppc: Use gvec to decode XV[N]ABS[DS]P/XVNEG[DS]PLucas Mateus Castro (alqotel)1-6/+67
2022-10-17target/ppc: Fix xvcmp* clearing FI bitVíctor Colombo1-1/+0
2022-05-26target/ppc: Implemented [pm]xvbf16ger2*Lucas Mateus Castro (alqotel)1-0/+12
2022-05-26target/ppc: Implemented pmxvf*ger*Lucas Mateus Castro (alqotel)1-0/+18
2022-05-26target/ppc: Implemented xvf16ger*Lucas Mateus Castro (alqotel)1-0/+6
2022-05-26target/ppc: Implemented xvf*ger*Lucas Mateus Castro (alqotel)1-0/+12
2022-05-26target/ppc: Implemented pmxvi*ger* instructionsLucas Mateus Castro (alqotel)1-0/+10
2022-05-26target/ppc: Implemented xvi*ger* instructionsLucas Mateus Castro (alqotel)1-0/+41
2022-05-26target/ppc: Implement xxm[tf]acc and xxsetacczLucas Mateus Castro (alqotel)1-0/+31
2022-05-26target/ppc: declare xxextractuw and xxinsertw helpers with call flagsMatheus Ferst1-37/+30
2022-05-26target/ppc: declare xvxsigsp helper with call flagsMatheus Ferst1-1/+17
2022-05-26target/ppc: declare xscvspdpn helper with call flagsMatheus Ferst1-1/+21
2022-04-20target/ppc: implement xscvqp[su]qzMatheus Ferst1-0/+2
2022-04-20target/ppc: implement xscv[su]qqpMatheus Ferst1-0/+20
2022-04-06Replace config-time define HOST_WORDS_BIGENDIANMarc-André Lureau1-1/+1
2022-03-26target/ppc: fix helper_xvmadd* argument orderMatheus Ferst1-10/+10
2022-03-14target/ppc: fix xxspltw for big endian hostsMatheus Ferst1-1/+1
2022-03-05target/ppc: split XXGENPCV macros for readabilityMatheus Ferst1-35/+36
2022-03-02target/ppc: implement lxvr[bhwd]/stxvr[bhwd]xLucas Coutinho1-0/+35
2022-03-02target/ppc: implement plxssp/pstxsspLeandro Lupori1-46/+47
2022-03-02target/ppc: implement plxsd/pstxsdLeandro Lupori1-2/+53
2022-03-02target/ppc: Implement xvcvbf16spn and xvcvspbf16 instructionsVíctor Colombo1-1/+30
2022-03-02target/ppc: Implement xs{max,min}cqpVíctor Colombo1-0/+2
2022-03-02target/ppc: Move xs{max, min}[cj]dp to use do_helper_XX3Víctor Colombo1-26/+4
2022-03-02target/ppc: Move xscmp{eq,ge,gt}dp to decodetreeVíctor Colombo1-3/+25
2022-03-02target/ppc: Implement xscmp{eq,ge,gt}qpVíctor Colombo1-0/+31
2022-03-02target/ppc: Remove xscmpnedp instructionVíctor Colombo1-1/+0
2022-03-02target/ppc: Implement xvtlsbb instructionVíctor Colombo1-0/+40
2022-03-02target/ppc: implement xs[n]maddqp[o]/xs[n]msubqp[o]Matheus Ferst1-0/+25
2022-03-02target/ppc: move xs[n]madd[am][ds]p/xs[n]msub[am][ds]p to decodetreeMatheus Ferst1-8/+48
2022-03-02target/ppc: Implement xxgenpcv[bhwd]m instructionMatheus Ferst1-0/+43
2022-03-02target/ppc: Implement xxevalMatheus Ferst1-0/+220
2022-03-02target/ppc: Implement xxpermx instructionMatheus Ferst1-0/+22
2022-03-02target/ppc: Move xxpermdi to decodetreeMatheus Ferst1-39/+32
2022-03-02target/ppc: move xxperm/xxpermr to decodetreeMatheus Ferst1-2/+40
2022-03-02target/ppc: Move xxsel to decodetreeMatheus Ferst1-12/+8
2022-03-02target/ppc: Introduce TRANS*FLAGS macrosLuis Pires1-25/+12
2022-02-09target/ppc: Change VSX instructions behavior to fill with zerosVíctor Colombo1-1/+3
2022-01-08exec/memop: Adding signedness to quad definitionsFrédéric Pétrot1-21/+21
2021-12-17target/ppc: move xscvqpdp to decodetreeMatheus Ferst1-11/+13
2021-12-17target/ppc: fix xscvqpdp register accessMatheus Ferst1-2/+3
2021-12-17target/ppc: Move xs{max,min}[cj]dp to decodetreeVictor Colombo1-4/+26
2021-12-17target/ppc: Fix xs{max, min}[cj]dp to use VSX registersVictor Colombo1-4/+4
2021-11-09target/ppc: Implement lxvkq instructionMatheus Ferst1-0/+43
2021-11-09target/ppc: Implement xxblendvb/xxblendvh/xxblendvw/xxblendvd instructionsMatheus Ferst1-0/+55