aboutsummaryrefslogtreecommitdiff
path: root/target/ppc/internal.h
AgeCommit message (Expand)AuthorFilesLines
2024-05-24target/ppc: Add a function to check for page protection bitBALATON Zoltan1-18/+5
2024-05-24target/ppc: Move mmu_ctx_t type to mmu_common.cBALATON Zoltan1-12/+0
2024-05-24target/ppc: Transform ppc_jumbo_xlate() into ppc_6xx_xlate()BALATON Zoltan1-4/+1
2024-05-06exec/cpu: Extract page-protection definitions to page-protection.hPhilippe Mathieu-Daudé1-0/+1
2024-04-26exec: Declare CPUBreakpoint/CPUWatchpoint type in 'breakpoint.h' headerPhilippe Mathieu-Daudé1-0/+1
2023-11-07target/ppc: Define powerpc_pm_insn_t in 'internal.h'Philippe Mathieu-Daudé1-0/+9
2023-10-11hw/core/cpu: Return static value with gdb_arch_name()Akihiko Odaki1-1/+1
2023-09-06target/ppc: Implement watchpoint debug facility for v2.07SNicholas Piggin1-0/+1
2023-09-06target/ppc: Implement breakpoint debug facility for v2.07SNicholas Piggin1-0/+2
2023-07-07target/ppc: Machine check on invalid real address access on POWER9/10Nicholas Piggin1-0/+5
2023-02-27target/ppc/internal: Restrict MMU declarations to sysemuPhilippe Mathieu-Daudé1-0/+5
2022-07-28target/ppc: Implement new wait variantsNicholas Piggin1-0/+3
2022-07-06target/ppc: Move mffscrn[i] to decodetreeVíctor Colombo1-3/+0
2022-05-26target/ppc: Implemented xvi*ger* instructionsLucas Mateus Castro (alqotel)1-0/+15
2022-04-21compiler.h: replace QEMU_NORETURN with G_NORETURNMarc-André Lureau1-3/+3
2021-11-02target/ppc: Restrict ppc_cpu_do_unaligned_access to sysemuRichard Henderson1-5/+3
2021-11-02target/ppc: Implement ppc_cpu_record_sigsegvRichard Henderson1-0/+9
2021-09-21hw/core: Make do_unaligned_access noreturnRichard Henderson1-2/+2
2021-08-27target/ppc: divided mmu_helper.c in 2 filesLucas Mateus Castro (alqotel)1-0/+39
2021-06-03target/ppc: removed all mentions to PPC_DUMP_CPUBruno Larsen (billionai)1-2/+0
2021-05-19target/ppc: Introduce prot_for_access_typeRichard Henderson1-0/+19
2021-05-04target/ppc: move opcode table logic to translate.cBruno Larsen (billionai)1-0/+8
2021-05-04target/ppc: code motion from translate_init.c.inc to gdbstub.cBruno Larsen (billionai)1-0/+5
2020-11-15powerpc tcg: Fix Lesser GPL version numberChetan Pant1-1/+1
2020-10-28ppc/: fix some comment spelling errorszhaolichang1-1/+1
2019-10-04ppc: Add support for 'mffscrn','mffscrni' instructionsPaul A. Clarke1-0/+3
2019-07-02target/ppc: remove getVSR()/putVSR() from int_helper.cMark Cave-Ayland1-12/+0
2019-03-12target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian...Mark Cave-Ayland1-4/+4
2019-03-12target/ppc: move Vsr* macros from internal.h to cpu.hMark Cave-Ayland1-19/+0
2019-02-04target/ppc: implement complete set of Vsr* macrosMark Cave-Ayland1-1/+8
2019-01-09target/ppc: move FP and VMX registers into aligned vsr register arrayMark Cave-Ayland1-14/+4
2019-01-09target/ppc: merge ppc_vsr_t and ppc_avr_t union typesMark Cave-Ayland1-11/+0
2019-01-09target/ppc: switch EXTRACT_HELPER macros over to use sextract32/extract32Mark Cave-Ayland1-4/+4
2019-01-09target/ppc: fix typo in SIMM5 extraction helperMark Cave-Ayland1-1/+1
2018-07-03target/ppc: Add do_unaligned_access hookRichard Henderson1-0/+5
2017-02-22target-ppc: implement load atomic instructionBalamuruhan S1-0/+2
2017-02-22ppc: implement xsrqpi[x] instructionJose Ricardo Ziviani1-0/+1
2017-02-02target-ppc: Add xststdc[sp, dp, qp] instructionsNikunj A Dadhania1-0/+1
2017-02-02target-ppc: Add xvtstdc[sp,dp] instructionsNikunj A Dadhania1-2/+3
2017-01-31target-ppc: Add xsaddqp instructionsBharata B Rao1-0/+2
2017-01-31target-ppc: Use correct precision for FPRF settingBharata B Rao1-0/+1
2017-01-31target-ppc: Add xscvdphp, xscvhpdpBharata B Rao1-0/+3
2017-01-31target-ppc: move ppc_vsr_t to common headerNikunj A Dadhania1-0/+42
2017-01-31target-ppc: implement lxv/lxvx and stxv/stxvxNikunj A Dadhania1-0/+1
2017-01-31target-ppc: Consolidate instruction decode helpersBharata B Rao1-0/+151
2016-12-20Move target-* CPU file into a target/ folderThomas Huth1-0/+50
generated by cgit v1.1 at 2024-08-05 02:17:45 +0000