aboutsummaryrefslogtreecommitdiff
path: root/target/ppc/internal.h
AgeCommit message (Expand)AuthorFilesLines
2019-10-04ppc: Add support for 'mffscrn','mffscrni' instructionsPaul A. Clarke1-0/+3
2019-07-02target/ppc: remove getVSR()/putVSR() from int_helper.cMark Cave-Ayland1-12/+0
2019-03-12target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian...Mark Cave-Ayland1-4/+4
2019-03-12target/ppc: move Vsr* macros from internal.h to cpu.hMark Cave-Ayland1-19/+0
2019-02-04target/ppc: implement complete set of Vsr* macrosMark Cave-Ayland1-1/+8
2019-01-09target/ppc: move FP and VMX registers into aligned vsr register arrayMark Cave-Ayland1-14/+4
2019-01-09target/ppc: merge ppc_vsr_t and ppc_avr_t union typesMark Cave-Ayland1-11/+0
2019-01-09target/ppc: switch EXTRACT_HELPER macros over to use sextract32/extract32Mark Cave-Ayland1-4/+4
2019-01-09target/ppc: fix typo in SIMM5 extraction helperMark Cave-Ayland1-1/+1
2018-07-03target/ppc: Add do_unaligned_access hookRichard Henderson1-0/+5
2017-02-22target-ppc: implement load atomic instructionBalamuruhan S1-0/+2
2017-02-22ppc: implement xsrqpi[x] instructionJose Ricardo Ziviani1-0/+1
2017-02-02target-ppc: Add xststdc[sp, dp, qp] instructionsNikunj A Dadhania1-0/+1
2017-02-02target-ppc: Add xvtstdc[sp,dp] instructionsNikunj A Dadhania1-2/+3
2017-01-31target-ppc: Add xsaddqp instructionsBharata B Rao1-0/+2
2017-01-31target-ppc: Use correct precision for FPRF settingBharata B Rao1-0/+1
2017-01-31target-ppc: Add xscvdphp, xscvhpdpBharata B Rao1-0/+3
2017-01-31target-ppc: move ppc_vsr_t to common headerNikunj A Dadhania1-0/+42
2017-01-31target-ppc: implement lxv/lxvx and stxv/stxvxNikunj A Dadhania1-0/+1
2017-01-31target-ppc: Consolidate instruction decode helpersBharata B Rao1-0/+151
2016-12-20Move target-* CPU file into a target/ folderThomas Huth1-0/+50