aboutsummaryrefslogtreecommitdiff
path: root/target/ppc/helper_regs.c
AgeCommit message (Expand)AuthorFilesLines
2024-03-13target/ppc: Prevent supervisor from modifying MSR[ME]Nicholas Piggin1-0/+5
2024-02-23target/ppc: Fix move-to timebase SPR access permissionsNicholas Piggin1-8/+23
2024-02-23target/ppc: Improve timebase register defines namingNicholas Piggin1-5/+5
2024-02-23target/ppc: Rename TBL to TB on 64-bitNicholas Piggin1-0/+4
2024-02-23target/ppc: Rename registers to match ISANicholas Piggin1-1/+1
2024-01-08qemu/main-loop: rename QEMU_IOTHREAD_LOCK_GUARD to BQL_LOCK_GUARDStefan Hajnoczi1-1/+1
2023-06-26target: Widen pc/cs_base in cpu_get_tb_cpu_stateAnton Johansson1-2/+2
2023-06-20target/ppc: Check for USER_ONLY definition instead of SOFTMMU onePhilippe Mathieu-Daudé1-4/+2
2023-06-10target/ppc: Fix PMU hflags calculationNicholas Piggin1-18/+55
2023-05-27target/ppc: Fix width of some 32-bit SPRsNicholas Piggin1-1/+1
2023-01-04target/ppc: Use QEMU_IOTHREAD_LOCK_GUARD in cpu_interrupt_exittbRichard Henderson1-10/+4
2022-10-28target/ppc: Add new PMC HFLAGSLeandro Lupori1-0/+6
2022-10-28target/ppc: introduce ppc_maybe_interruptMatheus Ferst1-0/+2
2022-05-26target/ppc: Fix tlbieLeandro Lupori1-1/+1
2022-05-05target/ppc: Remove msr_de macroVíctor Colombo1-2/+2
2022-05-05target/ppc: Remove msr_ep macroVíctor Colombo1-2/+2
2022-05-05target/ppc: Remove msr_dr macroVíctor Colombo1-2/+1
2022-05-05target/ppc: Remove msr_ir macroVíctor Colombo1-1/+1
2022-05-05target/ppc: Remove msr_gs macroVíctor Colombo1-1/+1
2022-05-05target/ppc: Remove msr_pow macroVíctor Colombo1-1/+1
2022-05-05target/ppc: Fix BookE debug interrupt generationBin Meng1-2/+2
2022-02-18target/ppc: Move common SPR functions out of cpu_initFabiano Rosas1-0/+402
2022-02-09target/ppc: Remove PowerPC 601 CPUsCédric Le Goater1-10/+0
2022-01-28target/ppc: Fix test on mmu_model in hreg_compute_hflags_value()Cédric Le Goater1-2/+4
2022-01-28target/ppc: fix 'skip KVM' cond in cpu_interrupt_exittb()Daniel Henrique Barboza1-1/+5
2022-01-04target/ppc: Cache per-pmc insn and cycle count settingsRichard Henderson1-1/+1
2021-12-17target/ppc: enable PMU instruction countDaniel Henrique Barboza1-0/+7
2021-10-21target/ppc: add MMCR0 PMCC bits to hflagsDaniel Henrique Barboza1-0/+6
2021-09-30target/ppc: add LPCR[HR] to DisasContext and hflagsMatheus Ferst1-0/+3
2021-08-27target/ppc: moved store_40x_sler to helper_regs.cLucas Mateus Castro (alqotel)1-0/+12
2021-05-04target/ppc: Validate hflags with CONFIG_DEBUG_TCGRichard Henderson1-2/+27
2021-05-04target/ppc: Remove env->immu_idx and env->dmmu_idxRichard Henderson1-46/+43
2021-05-04target/ppc: Remove MSR_SA and MSR_AP from hflagsRichard Henderson1-6/+4
2021-05-04target/ppc: Put LPCR[GTSE] in hflagsRichard Henderson1-0/+3
2021-05-04target/ppc: Put dbcr0 single-step bits into hflagsRichard Henderson1-7/+17
2021-05-04target/ppc: Disconnect hflags from MSRRichard Henderson1-11/+54
2021-05-04target/ppc: Retain hflags_nmsr only for migrationRichard Henderson1-2/+0
2021-05-04target/ppc: Move 601 hflags adjustment to hreg_compute_hflagsRichard Henderson1-2/+11
2021-05-04target/ppc: Move helper_regs.h functions out-of-lineRichard Henderson1-0/+197