aboutsummaryrefslogtreecommitdiff
path: root/target/ppc/cpu_init.c
AgeCommit message (Expand)AuthorFilesLines
2022-01-04target/ppc: Cache per-pmc insn and cycle count settingsRichard Henderson1-0/+1
2022-01-04ppc/ppc405: Dump specific registersCédric Le Goater1-6/+21
2022-01-04ppc/ppc405: Introduce a store helper for SPR_40x_PIDCédric Le Goater1-1/+1
2022-01-04ppc/ppc405: Restore TCR and STR write handlersCédric Le Goater1-2/+2
2021-12-17target/ppc/power8-pmu.c: add PM_RUN_INST_CMPL (0xFA) eventDaniel Henrique Barboza1-1/+1
2021-12-17target/ppc: PMU: update counters on MMCR1 writeDaniel Henrique Barboza1-1/+1
2021-12-17target/ppc: PMU: update counters on PMCs r/wDaniel Henrique Barboza1-6/+6
2021-12-17target/ppc: PMU basic cycle count for pseries TCGDaniel Henrique Barboza1-3/+3
2021-12-17target/ppc: introduce PMUEventType and PMU overflow timersDaniel Henrique Barboza1-0/+24
2021-12-17target/ppc: Fix e6500 bootFabiano Rosas1-0/+6
2021-12-17target/ppc: remove 401/403 CPUsCédric Le Goater1-512/+0
2021-12-17target/ppc: Set 601v exception model idFabiano Rosas1-0/+1
2021-12-17target/ppc: Remove 603e exception modelFabiano Rosas1-30/+2
2021-12-17target/ppc: Fix MPCxxx FPU interrupt addressFabiano Rosas1-2/+2
2021-12-17target/ppc: Remove the software TLB model of 7450 CPUsFabiano Rosas1-26/+0
2021-12-17target/ppc: Disable unused facilities in the e600 CPUFabiano Rosas1-5/+1
2021-12-17target/ppc: Disable software TLB for the 7450 familyFabiano Rosas1-15/+10
2021-11-03Merge remote-tracking branch 'remotes/vivier/tags/trivial-branch-for-6.2-pull...Richard Henderson1-1/+1
2021-11-02target/ppc: Implement ppc_cpu_record_sigsegvRichard Henderson1-2/+4
2021-10-31monitor: Trim some trailing space from human-readable outputMarkus Armbruster1-1/+1
2021-10-21target/ppc: adding user read/write functions for PMCsDaniel Henrique Barboza1-6/+6
2021-10-21target/ppc: add user read/write functions for MMCR2Daniel Henrique Barboza1-1/+1
2021-10-21target/ppc: add user read/write functions for MMCR0Gustavo Romero1-1/+1
2021-09-14target/ppc: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé1-1/+1
2021-08-27ppc: Add a POWER10 DD2 CPUCédric Le Goater1-0/+3
2021-08-26arch_init.h: Don't include arch_init.h unnecessarilyPeter Maydell1-1/+0
2021-07-09target/ppc: Don't compile ppc_tlb_invalid_all without TCGLucas Mateus Castro (alqotel)1-0/+2
2021-07-09target/ppc: Remove PowerPCCPUClass.handle_mmu_faultRichard Henderson1-45/+0
2021-07-09target/ppc: Drop PowerPCCPUClass::interrupts_big_endian()Greg Kurz1-17/+0
2021-06-03target/ppc: removed all mentions to PPC_DUMP_CPUBruno Larsen (billionai)1-205/+0
2021-06-03target/ppc: remove ppc_cpu_dump_statisticsBruno Larsen (billionai)1-3/+0
2021-06-03target/ppc: added ifdefs around TCG-only codeBruno Larsen (billionai)1-0/+2
2021-06-03target/ppc: used ternary operator when registering MASBruno Larsen (billionai)1-6/+3
2021-06-03target/ppc: removed unnecessary inclusion of helper-proto.hBruno Larsen (billionai)1-1/+0
2021-05-26hw/core: Constify TCGCPUOpsRichard Henderson1-1/+1
2021-05-26cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Move CPUClass::write_elf* to SysemuCPUOpsPhilippe Mathieu-Daudé1-4/+2
2021-05-26cpu: Move CPUClass::virtio_is_big_endian to SysemuCPUOpsPhilippe Mathieu-Daudé1-3/+1
2021-05-26cpu: Move CPUClass::vmsd to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé1-0/+8
2021-05-26cpu: Rename CPUClass vmsd -> legacy_vmsdPhilippe Mathieu-Daudé1-1/+1
2021-05-19target/ppc: moved ppc_cpu_dump_state to cpu_init.cBruno Larsen (billionai)1-0/+182
2021-05-19target/ppc: created ppc_{store,get}_vscr for generic vscr usageBruno Larsen (billionai)1-1/+1
2021-05-19target/ppc: isolated cpu init from translation logicBruno Larsen (billionai)1-0/+9371
generated by cgit v1.1 at 2025-01-11 15:18:50 +0000