index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
openrisc
/
interrupt.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-02-21
exec/exec-all: Move 'qemu/log.h' include in units requiring it
Philippe Mathieu-Daudé
1
-0
/
+1
2021-09-14
target/openrisc: Restrict cpu_exec_interrupt() handler to sysemu
Philippe Mathieu-Daudé
1
-2
/
+0
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-1
/
+0
2019-05-08
target/openrisc: Fix LGPL information in the file headers
Thomas Huth
1
-1
/
+1
2018-07-03
target/openrisc: Fix delay slot exception flag to match spec
Stafford Horne
1
-7
/
+12
2018-07-03
target/openrisc: Fix cpu_mmu_index
Richard Henderson
1
-4
/
+0
2018-07-03
target/openrisc: Remove indirect function calls for mmu
Richard Henderson
1
-2
/
+0
2018-07-03
target/openrisc: Merge tlb allocation into CPUOpenRISCState
Richard Henderson
1
-2
/
+2
2018-07-03
target/openrisc: Log interrupts
Richard Henderson
1
-5
/
+25
2017-05-04
target/openrisc: Support non-busy idle state using PMR SPR
Stafford Horne
1
-0
/
+2
2017-04-21
target/openrisc: Implement EPH bit
Tim 'mithro' Ansell
1
-0
/
+3
2017-04-21
target/openrisc: Implement EVBAR register
Tim 'mithro' Ansell
1
-1
/
+5
2017-02-14
target/openrisc: Tidy handling of delayed branches
Richard Henderson
1
-2
/
+2
2017-02-14
target/openrisc: Keep SR_F in a separate variable
Richard Henderson
1
-1
/
+1
2017-02-14
target/openrisc: Implement lwa, swa
Richard Henderson
1
-0
/
+1
2017-02-14
target/openrisc: Fix exception handling status registers
Stafford Horne
1
-0
/
+7
2017-01-13
cputlb: drop flush_global flag from tlb_flush
Alex Bennée
1
-1
/
+1
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+87