index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
openrisc
/
insns.decode
Age
Commit message (
Expand
)
Author
Files
Lines
2019-09-04
target/openrisc: Implement l.adrp
Richard Henderson
1
-0
/
+2
2019-09-04
target/openrisc: Implement unordered fp comparisons
Richard Henderson
1
-0
/
+12
2019-09-04
target/openrisc: Add support for ORFPX64A32
Richard Henderson
1
-0
/
+31
2019-05-08
target/openrisc: Fix LGPL information in the file headers
Thomas Huth
1
-1
/
+1
2018-05-14
target/openrisc: Convert dec_float
Richard Henderson
1
-0
/
+21
2018-05-14
target/openrisc: Convert dec_compi
Richard Henderson
1
-0
/
+12
2018-05-14
target/openrisc: Convert dec_comp
Richard Henderson
1
-0
/
+15
2018-05-14
target/openrisc: Convert dec_M
Richard Henderson
1
-0
/
+3
2018-05-14
target/openrisc: Convert dec_logic
Richard Henderson
1
-0
/
+6
2018-05-14
target/openrisc: Convert dec_mac
Richard Henderson
1
-0
/
+5
2018-05-14
target/openrisc: Convert dec_calc
Richard Henderson
1
-20
/
+56
2018-05-14
target/openrisc: Convert remainder of dec_misc insns
Richard Henderson
1
-4
/
+31
2018-05-14
target/openrisc: Convert memory insns
Richard Henderson
1
-0
/
+24
2018-05-14
target/openrisc: Convert branch insns
Richard Henderson
1
-0
/
+12
2018-05-14
target/openrisc: Start conversion to decodetree.py
Richard Henderson
1
-0
/
+28