index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
Age
Commit message (
Expand
)
Author
Files
Lines
2019-05-10
tcg: Use CPUClass::tlb_fill in cputlb.c
Richard Henderson
1
-6
/
+0
2019-05-10
target/mips: Convert to CPUClass::tlb_fill
Richard Henderson
4
-41
/
+29
2019-05-10
target/mips: Tidy control flow in mips_cpu_handle_mmu_fault
Richard Henderson
1
-29
/
+23
2019-05-10
target/mips: Pass a valid error to raise_mmu_exception for user-only
Richard Henderson
1
-1
/
+1
2019-04-24
tcg: Hoist max_insns computation to tb_gen_code
Richard Henderson
1
-2
/
+2
2019-04-18
qom/cpu: Simplify how CPUClass:cpu_dump_state() prints
Markus Armbruster
2
-42
/
+41
2019-04-18
target: Simplify how the TARGET_cpu_list() print
Markus Armbruster
3
-4
/
+4
2019-03-22
trace-events: Shorten file names in comments
Markus Armbruster
1
-1
/
+1
2019-02-27
target/mips: Preparing for adding MMI instructions
Mateja Marjanovic
1
-2
/
+41
2019-02-21
target/mips: implement QMP query-cpu-definitions command
Pavel Dovgalyuk
1
-0
/
+33
2019-02-14
target/mips: introduce MTTCG-enabled builds
Aleksandar Markovic
1
-0
/
+2
2019-02-14
target/mips: hold BQL in mips_vpe_wake()
Goran Ferenc
1
-0
/
+3
2019-02-14
hw/mips_int: hold BQL for all interrupt requests
Aleksandar Markovic
1
-18
/
+3
2019-02-14
target/mips: reimplement SC instruction emulation and use cmpxchg
Leon Alrae
5
-118
/
+44
2019-02-14
target/mips: compare virtual addresses in LL/SC sequence
Leon Alrae
4
-18
/
+25
2019-01-24
target/mips: Add I6500 core configuration
Yongbok Kim
1
-0
/
+40
2019-01-24
target/mips: nanoMIPS: Fix branch handling
Stefan Markovic
1
-0
/
+12
2019-01-24
target/mips: Extend gen_scwp() functionality to support EVA
Aleksandar Markovic
1
-4
/
+6
2019-01-24
target/mips: Correct the second argument type of cpu_supports_isa()
Aleksandar Markovic
2
-2
/
+2
2019-01-24
target/mips: nanoMIPS: Rename macros for extracting 3-bit-coded GPR numbers
Aleksandar Markovic
1
-13
/
+13
2019-01-24
target/mips: nanoMIPS: Remove an unused macro
Aleksandar Markovic
1
-1
/
+0
2019-01-24
target/mips: nanoMIPS: Remove duplicate macro definitions
Aleksandar Markovic
1
-10
/
+0
2019-01-18
target/mips: Introduce 32 R5900 multimedia registers
Fredrik Noring
2
-0
/
+19
2019-01-18
target/mips: Rename 'rn' to 'register_name'
Aleksandar Markovic
1
-426
/
+432
2019-01-18
target/mips: Add CP0 register MemoryMapID
Aleksandar Markovic
2
-2
/
+4
2019-01-18
target/mips: Amend preprocessor constants for CP0 registers
Aleksandar Markovic
2
-170
/
+284
2019-01-18
target/mips: Update ITU to utilize SAARI and SAAR CP0 registers
Yongbok Kim
2
-0
/
+19
2019-01-18
target/mips: Provide R/W access to SAARI and SAAR CP0 registers
Yongbok Kim
5
-4
/
+120
2019-01-18
target/mips: Add fields for SAARI and SAAR CP0 registers
Yongbok Kim
2
-4
/
+12
2019-01-18
target/mips: Use preprocessor constants for 32 major CP0 registers
Aleksandar Markovic
1
-136
/
+136
2019-01-18
target/mips: Add preprocessor constants for 32 major CP0 registers
Aleksandar Markovic
1
-0
/
+32
2019-01-18
target/mips: Move comment containing summary of CP0 registers
Aleksandar Markovic
1
-81
/
+84
2019-01-11
avoid TABs in files that only contain a few
Paolo Bonzini
1
-1
/
+1
2019-01-03
target/mips: Support R5900 three-operand MADD1 and MADDU1 instructions
Fredrik Noring
1
-3
/
+9
2019-01-03
target/mips: Support R5900 three-operand MADD and MADDU instructions
Philippe Mathieu-Daudé
1
-5
/
+53
2019-01-03
target/mips: MXU: Add handler for an align instruction
Aleksandar Markovic
1
-3
/
+194
2019-01-03
target/mips: MXU: Add handlers for max/min instructions
Aleksandar Markovic
1
-21
/
+279
2019-01-03
target/mips: MXU: Add handlers for logic instructions
Aleksandar Markovic
1
-34
/
+205
2019-01-03
target/mips: MXU: Improve the comment containing MXU overview
Aleksandar Markovic
1
-30
/
+44
2019-01-03
target/mips: MXU: Add generic naming for optn2 constants
Aleksandar Markovic
1
-0
/
+5
2019-01-03
target/mips: MXU: Add missing opcodes/decoding for LX* instructions
Aleksandar Markovic
1
-38
/
+102
2018-11-27
vmstate: constify VMStateField
Marc-André Lureau
1
-6
/
+8
2018-11-17
target/mips: Disable R5900 support
Aleksandar Markovic
1
-59
/
+0
2018-11-17
target/mips: Rename MMI-related functions
Aleksandar Markovic
1
-16
/
+16
2018-11-17
target/mips: Rename MMI-related opcodes
Aleksandar Markovic
1
-236
/
+236
2018-11-17
target/mips: Rename MMI-related masks
Aleksandar Markovic
1
-10
/
+10
2018-11-17
target/mips: Guard check_insn with INSN_R5900 check
Fredrik Noring
1
-3
/
+6
2018-11-17
target/mips: Guard check_insn_opc_user_only with INSN_R5900 check
Fredrik Noring
1
-4
/
+12
2018-11-17
target/mips: Fix decoding mechanism of special R5900 opcodes
Fredrik Noring
1
-4
/
+50
2018-11-17
target/mips: Fix decoding mechanism of R5900 DIV1 and DIVU1
Fredrik Noring
1
-6
/
+59
[next]