index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
Age
Commit message (
Expand
)
Author
Files
Lines
2020-11-09
target/mips: Fix PageMask with variable page size
Jiaxun Yang
2
-6
/
+22
2020-11-03
target/mips: Add unaligned access support for MIPS64R6 and Loongson-3
Huacai Chen
1
-2
/
+2
2020-11-03
target/mips: Fix Lesser GPL version number
Chetan Pant
11
-11
/
+11
2020-10-17
target/mips: Increase number of TLB entries on the 34Kf core (16 -> 64)
Philippe Mathieu-Daudé
1
-1
/
+1
2020-10-17
target/mips/cpu: Display warning when CPU is used without input clock
Philippe Mathieu-Daudé
1
-0
/
+10
2020-10-17
target/mips/cpu: Introduce mips_cpu_create_with_clock() helper
Philippe Mathieu-Daudé
2
-0
/
+24
2020-10-17
target/mips/cpu: Allow the CPU to use dynamic frequencies
Philippe Mathieu-Daudé
2
-2
/
+13
2020-10-17
target/mips/cpu: Make cp0_count_rate a property
Philippe Mathieu-Daudé
2
-8
/
+20
2020-10-17
target/mips/cpu: Calculate the CP0 timer period using the CPU frequency
Philippe Mathieu-Daudé
1
-2
/
+2
2020-10-17
target/mips: Move cp0_count_ns to CPUMIPSState
Philippe Mathieu-Daudé
3
-17
/
+28
2020-10-17
target/mips/cp0_timer: Document TIMER_PERIOD origin
Philippe Mathieu-Daudé
1
-1
/
+11
2020-10-17
target/mips/cp0_timer: Explicit unit in variable name
Philippe Mathieu-Daudé
1
-9
/
+10
2020-10-17
target/mips: Move cpu_mips_get_random() with CP0 helpers
Philippe Mathieu-Daudé
3
-26
/
+26
2020-10-17
target/mips/op_helper: Log unimplemented cache opcode
Philippe Mathieu-Daudé
1
-0
/
+9
2020-10-17
target/mips/op_helper: Document Invalidate/Writeback opcodes as no-op
Philippe Mathieu-Daudé
1
-0
/
+5
2020-10-17
target/mips/op_helper: Convert multiple if() to switch case
Philippe Mathieu-Daudé
1
-4
/
+9
2020-10-17
target/mips: Add loongson-ext lsdc2 group of instructions
Jiaxun Yang
1
-0
/
+179
2020-10-17
target/mips: Add loongson-ext lswc2 group of instructions (Part 2)
Jiaxun Yang
1
-2
/
+180
2020-10-17
target/mips: Add loongson-ext lswc2 group of instructions (Part 1)
Jiaxun Yang
1
-0
/
+86
2020-10-17
target/mips: Demacro helpers for <MAX|MAXA|MIN|MINA>.<D|S>
Aleksandar Markovic
1
-23
/
+81
2020-10-17
target/mips: Demacro helpers for M<ADD|SUB>F.<D|S>
Aleksandar Markovic
1
-17
/
+46
2020-10-17
target/mips: Demacro helpers for <ABS|CHS>.<D|S|PS>
Aleksandar Markovic
1
-21
/
+40
2020-10-17
target/mips: Fix some comment spelling errors
zhaolichang
3
-7
/
+7
2020-09-18
qom: Remove module_obj_name parameter from OBJECT_DECLARE* macros
Eduardo Habkost
1
-1
/
+1
2020-09-12
Merge remote-tracking branch 'remotes/stsquad/tags/pull-testing-fixes-100920-...
Peter Maydell
1
-10
/
+2
2020-09-10
target/mips: simplify gen_compute_imm_branch logic
Alex Bennée
1
-10
/
+2
2020-09-09
Use OBJECT_DECLARE_TYPE where possible
Eduardo Habkost
1
-4
/
+2
2020-09-09
Use DECLARE_*CHECKER* macros
Eduardo Habkost
1
-6
/
+2
2020-09-09
Move QOM typedefs and add missing includes
Eduardo Habkost
1
-3
/
+5
2020-08-21
meson: target
Paolo Bonzini
2
-6
/
+24
2020-08-21
meson: rename included C source files to .c.inc
Paolo Bonzini
2
-1
/
+1
2020-08-21
trace: switch position of headers to what Meson requires
Paolo Bonzini
1
-0
/
+1
2020-07-14
target/mips: Fix ADD.S FPU instruction
Alex Richardson
1
-1
/
+1
2020-07-14
target/mips: Remove identical if/else branches
Aleksandar Markovic
1
-8
/
+1
2020-06-27
hw/mips: Implement the kvm_type() hook in MachineClass
Huacai Chen
2
-0
/
+37
2020-06-15
target/mips: msa: Split helpers for MULV.<B|H|W|D>
Aleksandar Markovic
3
-9
/
+91
2020-06-15
target/mips: msa: Split helpers for SUBV.<B|H|W|D>
Aleksandar Markovic
3
-11
/
+91
2020-06-15
target/mips: msa: Split helpers for SUBSUU_S.<B|H|W|D>
Aleksandar Markovic
3
-20
/
+103
2020-06-15
target/mips: msa: Split helpers for SUBSUS_U.<B|H|W|D>
Aleksandar Markovic
3
-20
/
+103
2020-06-15
target/mips: msa: Split helpers for SUBS_U.<B|H|W|D>
Aleksandar Markovic
3
-10
/
+93
2020-06-15
target/mips: msa: Split helpers for SUBS_S.<B|H|W|D>
Aleksandar Markovic
3
-14
/
+97
2020-06-15
target/mips: msa: Split helpers for DOTP_U.<H|W|D>
Aleksandar Markovic
3
-14
/
+67
2020-06-15
target/mips: msa: Split helpers for DOTP_S.<H|W|D>
Aleksandar Markovic
3
-14
/
+69
2020-06-15
target/mips: msa: Split helpers for DPSUB_U.<H|W|D>
Aleksandar Markovic
3
-15
/
+68
2020-06-15
target/mips: msa: Split helpers for DPSUB_S.<H|W|D>
Aleksandar Markovic
3
-15
/
+68
2020-06-15
target/mips: msa: Split helpers for DPADD_U.<H|W|D>
Aleksandar Markovic
3
-15
/
+68
2020-06-15
target/mips: msa: Split helpers for DPADD_S.<H|W|D>
Aleksandar Markovic
3
-28
/
+78
2020-06-15
target/mips: msa: Split helpers for MSUBV.<B|H|W|D>
Aleksandar Markovic
3
-11
/
+93
2020-06-15
target/mips: msa: Split helpers for MADDV.<B|H|W|D>
Aleksandar Markovic
3
-12
/
+92
2020-06-15
target/mips: Add comments for vendor-specific ASEs
Jiaxun Yang
1
-0
/
+4
[next]