index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
Age
Commit message (
Expand
)
Author
Files
Lines
2023-07-25
target/mips: Avoid shift by negative number in page_table_walk_refill()
Peter Maydell
1
-15
/
+17
2023-07-25
target/mips: Pass directory/leaf shift values to walk_directory()
Philippe Mathieu-Daudé
1
-10
/
+8
2023-07-25
target/mips/mxu: Avoid overrun in gen_mxu_q8adde()
Philippe Mathieu-Daudé
1
-8
/
+18
2023-07-25
target/mips/mxu: Avoid overrun in gen_mxu_S32SLT()
Philippe Mathieu-Daudé
1
-2
/
+6
2023-07-25
target/mips/mxu: Replace magic array size by its definition
Philippe Mathieu-Daudé
1
-1
/
+1
2023-07-10
target/mips: enable GINVx support for I6400 and I6500
Marcin Nowakowski
1
-2
/
+2
2023-07-10
target/mips/mxu: Add Q8SAD instruction
Siarhei Volkau
1
-0
/
+45
2023-07-10
target/mips/mxu: Add S32SFL instruction
Siarhei Volkau
1
-0
/
+81
2023-07-10
target/mips/mxu: Add Q8MADL instruction
Siarhei Volkau
1
-0
/
+75
2023-07-10
target/mips/mxu: Add Q16SCOP instruction
Siarhei Volkau
1
-0
/
+85
2023-07-10
target/mips/mxu: Add Q8MAC Q8MACSU instructions
Siarhei Volkau
1
-42
/
+86
2023-07-10
target/mips/mxu: Add S32/D16/Q8- MOVZ/MOVN instructions
Siarhei Volkau
1
-0
/
+188
2023-07-10
target/mips/mxu: Add D32/Q16- SLLV/SLRV/SARV instructions
Siarhei Volkau
1
-4
/
+162
2023-07-10
target/mips/mxu: Add Q16SLL Q16SLR Q16SAR instructions
Siarhei Volkau
1
-0
/
+78
2023-07-10
target/mips/mxu: Add D32SLL D32SLR D32SAR instructions
Siarhei Volkau
1
-0
/
+55
2023-07-10
target/mips/mxu: Add D32SARL D32SARW instructions
Siarhei Volkau
1
-0
/
+59
2023-07-10
target/mips/mxu: Add S32ALN S32LUI insns
Siarhei Volkau
1
-1
/
+121
2023-07-10
target/mips/mxu: Add S32MUL S32MULU S32EXTR S32EXTRV insns
Siarhei Volkau
1
-4
/
+196
2023-07-10
target/mips/mxu: Add S16LDD S16STD S16LDI S16SDI instructions
Siarhei Volkau
1
-0
/
+117
2023-07-10
target/mips/mxu: Add S8STD S8LDI S8SDI instructions
Siarhei Volkau
1
-2
/
+72
2023-07-10
target/mips/mxu: Add Q8ADDE Q8ACCE D8SUM D8SUMC instructions
Siarhei Volkau
1
-0
/
+200
2023-07-10
target/mips/mxu: Add Q16ACC Q16ACCM D16ASUM instructions
Siarhei Volkau
1
-1
/
+227
2023-07-10
target/mips/mxu: Add D32ADDC instruction
Siarhei Volkau
1
-7
/
+32
2023-07-10
target/mips/mxu: Add D32ACC D32ACCM D32ASUM instructions
Siarhei Volkau
1
-0
/
+160
2023-07-10
target/mips/mxu: Add D32ADD instruction
Siarhei Volkau
1
-0
/
+64
2023-07-10
target/mips/mxu: Add Q16ADD instruction
Siarhei Volkau
1
-0
/
+89
2023-07-10
target/mips/mxu: Add S16MAD instruction
Siarhei Volkau
1
-0
/
+65
2023-07-10
target/mips/mxu: Add D16MADL instruction
Siarhei Volkau
1
-0
/
+82
2023-07-10
target/mips/mxu: Add D16MACF D16MACE instructions
Siarhei Volkau
1
-6
/
+68
2023-07-10
target/mips/mxu: Add D16MULF D16MULE instructions
Siarhei Volkau
1
-5
/
+90
2023-07-10
target/mips/mxu: Add S32CPS D16CPS Q8ABD Q16SAT insns
Siarhei Volkau
1
-3
/
+293
2023-07-10
target/mips/mxu: Add Q8ADD instruction
Siarhei Volkau
1
-0
/
+77
2023-07-10
target/mips/mxu: Add S32SLT D16SLT D16AVG[R] Q8AVG[R] insns
Siarhei Volkau
1
-1
/
+243
2023-07-10
target/mips/mxu: Fix D16MAX D16MIN Q8MAX Q8MIN instructions
Siarhei Volkau
1
-12
/
+18
2023-07-10
target/mips/mxu: Add Q8SLT Q8SLTU instructions
Siarhei Volkau
1
-0
/
+65
2023-07-10
target/mips/mxu: Add S32MADD/MADDU/MSUB/MSUBU instructions
Siarhei Volkau
2
-7
/
+105
2023-07-10
target/mips/mxu: Add LXW LXB LXH LXBU LXHU instructions
Siarhei Volkau
1
-1
/
+82
2023-07-10
target/mips: Add support of two XBurst CPUs
Siarhei Volkau
1
-0
/
+46
2023-07-10
target/mips: Add emulation of MXU instructions for 32-bit load/store
Siarhei Volkau
1
-23
/
+279
2023-07-10
target/mips: Implement Loongson CSR instructions
Jiaxun Yang
14
-0
/
+238
2023-07-10
target/mips: Rework cp0_timer with clock API
Jiaxun Yang
3
-20
/
+26
2023-06-26
target: Widen pc/cs_base in cpu_get_tb_cpu_state
Anton Johansson
1
-2
/
+2
2023-06-20
meson: Replace softmmu_ss -> system_ss
Philippe Mathieu-Daudé
3
-4
/
+4
2023-06-05
target/*: Add missing includes of exec/translation-block.h
Richard Henderson
1
-0
/
+1
2023-06-05
target/mips: Tidy helpers for translation
Richard Henderson
9
-27
/
+8
2023-06-05
accel/tcg: Introduce translator_io_start
Richard Henderson
1
-19
/
+10
2023-06-05
tcg: Pass TCGHelperInfo to tcg_gen_callN
Richard Henderson
1
-0
/
+5
2023-06-05
tcg: Move TCGv, dup_const_tl definitions to tcg-op.h
Richard Henderson
1
-0
/
+1
2023-05-11
target/mips: Use MO_ALIGN instead of 0
Richard Henderson
1
-1
/
+1
2023-05-11
target/mips: Add missing default_tcg_memop_mask
Richard Henderson
4
-28
/
+42
[next]