index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
tcg
Age
Commit message (
Expand
)
Author
Files
Lines
2022-06-11
target/mips: Add missing default cases for some nanoMIPS pools
Stefan Pejic
1
-0
/
+19
2022-06-11
target/mips: Fix handling of unaligned memory access for nanoMIPS ISA
Dragan Mladjenovic
1
-2
/
+3
2022-06-11
target/mips: Fix emulation of nanoMIPS BNEC[32] instruction
Dragan Mladjenovic
1
-1
/
+6
2022-06-11
target/mips: Fix emulation of nanoMIPS BPOSGE32C instruction
Dragan Mladjenovic
1
-1
/
+2
2022-06-11
target/mips: Fix emulation of nanoMIPS EXTRV_S.H instruction
Dragan Mladjenovic
1
-1
/
+1
2022-06-11
target/mips: Fix emulation of nanoMIPS MTHLIP instruction
Stefan Pejic
1
-1
/
+1
2022-06-11
target/mips: Fix FTRUNC_S and FTRUNC_U trans helper
Ni Hui
1
-2
/
+2
2022-06-11
target/mips: Fix store adress of high 64bit in helper_msa_st_b()
Ni Hui
1
-1
/
+1
2022-06-11
target/mips: Do not treat msa INSERT as NOP when wd is zero
Ni Hui
1
-5
/
+10
2022-06-11
target/mips: Fix msa checking condition in trans_msa_elm_fn()
Ni Hui
1
-1
/
+1
2022-06-11
target/mips: Fix df_extract_val() and df_extract_df() dfe lookup
Ni Hui
1
-3
/
+3
2022-06-11
target/mips: Fix SAT_S trans helper
Ni Hui
1
-1
/
+1
2022-06-11
target/mips: Fix WatchHi.M handling
Marcin Nowakowski
1
-1
/
+2
2022-04-21
compiler.h: replace QEMU_NORETURN with G_NORETURN
Marc-André Lureau
1
-8
/
+9
2022-04-20
exec/translator: Pass the locked filepointer to disas_log hook
Richard Henderson
1
-3
/
+4
2022-04-06
Replace TARGET_WORDS_BIGENDIAN
Marc-André Lureau
1
-5
/
+5
2022-04-06
Replace config-time define HOST_WORDS_BIGENDIAN
Marc-André Lureau
2
-28
/
+28
2022-02-21
exec/exec-all: Move 'qemu/log.h' include in units requiring it
Philippe Mathieu-Daudé
3
-0
/
+3
2022-01-11
target/mips: Extract trap code into env->error_code
Richard Henderson
3
-8
/
+24
2022-01-11
target/mips: Extract break code into env->error_code
Richard Henderson
4
-5
/
+16
2022-01-08
exec/memop: Adding signedness to quad definitions
Frédéric Pétrot
3
-38
/
+38
2021-11-02
Merge remote-tracking branch 'remotes/philmd/tags/mips-20211102' into staging
Richard Henderson
3
-2086
/
+844
2021-11-02
target/mips: Remove one MSA unnecessary decodetree overlap group
Philippe Mathieu-Daudé
1
-182
/
+180
2021-11-02
target/mips: Remove generic MSA opcode
Philippe Mathieu-Daudé
2
-9
/
+0
2021-11-02
target/mips: Convert CTCMSA opcode to decodetree
Philippe Mathieu-Daudé
2
-58
/
+16
2021-11-02
target/mips: Convert CFCMSA opcode to decodetree
Philippe Mathieu-Daudé
2
-9
/
+23
2021-11-02
target/mips: Convert MSA MOVE.V opcode to decodetree
Philippe Mathieu-Daudé
2
-6
/
+20
2021-11-02
target/mips: Convert MSA COPY_S and INSERT opcodes to decodetree
Philippe Mathieu-Daudé
2
-88
/
+19
2021-11-02
target/mips: Convert MSA COPY_U opcode to decodetree
Philippe Mathieu-Daudé
2
-26
/
+41
2021-11-02
target/mips: Convert MSA ELM instruction format to decodetree
Philippe Mathieu-Daudé
2
-13
/
+52
2021-11-02
target/mips: Convert MSA 3R instruction format to decodetree (part 4/4)
Philippe Mathieu-Daudé
2
-863
/
+106
2021-11-02
target/mips: Convert MSA 3R instruction format to decodetree (part 3/4)
Philippe Mathieu-Daudé
2
-34
/
+9
2021-11-02
target/mips: Convert MSA 3R instruction format to decodetree (part 2/4)
Philippe Mathieu-Daudé
2
-158
/
+35
2021-11-02
target/mips: Convert MSA 3R instruction format to decodetree (part 1/4)
Philippe Mathieu-Daudé
2
-12
/
+11
2021-11-02
target/mips: Convert MSA 3RF instruction format to decodetree (DF_WORD)
Philippe Mathieu-Daudé
2
-176
/
+76
2021-11-02
target/mips: Convert MSA 3RF instruction format to decodetree (DF_HALF)
Philippe Mathieu-Daudé
2
-39
/
+38
2021-11-02
target/mips: Convert MSA VEC instruction format to decodetree
Philippe Mathieu-Daudé
2
-75
/
+31
2021-11-02
target/mips: Convert MSA 2R instruction format to decodetree
Philippe Mathieu-Daudé
2
-75
/
+19
2021-11-02
target/mips: Convert MSA FILL opcode to decodetree
Philippe Mathieu-Daudé
2
-12
/
+21
2021-11-02
target/mips: Convert MSA 2RF instruction format to decodetree
Philippe Mathieu-Daudé
2
-85
/
+53
2021-11-02
target/mips: Convert MSA load/store instruction format to decodetree
Philippe Mathieu-Daudé
2
-59
/
+36
2021-11-02
target/mips: Convert MSA I8 instruction format to decodetree
Philippe Mathieu-Daudé
2
-56
/
+27
2021-11-02
target/mips: Convert MSA SHF opcode to decodetree
Philippe Mathieu-Daudé
2
-17
/
+22
2021-11-02
target/mips: Convert MSA BIT instruction format to decodetree
Philippe Mathieu-Daudé
2
-97
/
+101
2021-11-02
target/mips: Convert MSA I5 instruction format to decodetree
Philippe Mathieu-Daudé
2
-77
/
+41
2021-11-02
target/mips: Convert MSA LDI opcode to decodetree
Philippe Mathieu-Daudé
2
-9
/
+21
2021-11-02
target/mips: Rename sa16 -> sa, bz_df -> bz -> bz_v
Philippe Mathieu-Daudé
2
-18
/
+17
2021-11-02
target/mips: Use enum definitions from CPUMIPSMSADataFormat enum
Philippe Mathieu-Daudé
1
-3
/
+3
2021-11-02
target/mips: Have check_msa_access() return a boolean
Philippe Mathieu-Daudé
1
-7
/
+18
2021-11-02
target/mips: Use dup_const() to simplify
Philippe Mathieu-Daudé
1
-20
/
+3
[next]