index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
machine.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-05-02
target/mips: Move sysemu specific files under sysemu/ subfolder
Philippe Mathieu-Daudé
1
-333
/
+0
2021-05-02
target/mips: Migrate missing CPU fields
Philippe Mathieu-Daudé
1
-6
/
+15
2021-01-14
target/mips: Extract FPU helpers to 'fpu_helper.h'
Philippe Mathieu-Daudé
1
-0
/
+1
2020-12-19
migration: Replace migration's JSON writer by the general one
Markus Armbruster
1
-2
/
+2
2020-06-01
target/mips: Add more CP0 register for save/restore
Huacai Chen
1
-2
/
+4
2020-01-29
target/mips: Amend CP0 WatchHi register implementation
Yongbok Kim
1
-3
/
+3
2019-08-19
target/mips: Style improvements in machine.c
Aleksandar Markovic
1
-2
/
+2
2019-08-16
Include hw/hw.h exactly where needed
Markus Armbruster
1
-1
/
+0
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-1
/
+0
2019-02-14
target/mips: compare virtual addresses in LL/SC sequence
Leon Alrae
1
-3
/
+4
2019-01-18
target/mips: Add CP0 register MemoryMapID
Aleksandar Markovic
1
-2
/
+3
2019-01-18
target/mips: Add fields for SAARI and SAAR CP0 registers
Yongbok Kim
1
-2
/
+4
2018-11-27
vmstate: constify VMStateField
Marc-André Lureau
1
-6
/
+8
2018-10-18
target/mips: Add CP0 PWCtl register
Yongbok Kim
1
-2
/
+3
2018-10-18
target/mips: Add CP0 PWSize register
Yongbok Kim
1
-2
/
+3
2018-10-18
target/mips: Add CP0 PWField register
Yongbok Kim
1
-2
/
+3
2018-10-18
target/mips: Add CP0 PWBase register
Yongbok Kim
1
-2
/
+3
2018-08-16
target/mips: Add CP0 BadInstrX register
Stefan Markovic
1
-2
/
+3
2017-09-21
mips: introduce internal.h and cleanup cpu.h
Philippe Mathieu-Daudé
1
-0
/
+1
2017-07-20
target/mips: Add segmentation control registers
James Hogan
1
-2
/
+5
2017-07-20
target/mips: Add CP0_Ebase.WG (write gate) support
James Hogan
1
-3
/
+3
2017-01-24
migration: extend VMStateInfo
Jianjun Duan
1
-4
/
+10
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+302