index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2021-02-21
target/mips: Promote 128-bit multimedia registers as global ones
Philippe Mathieu-Daudé
1
-3
/
+7
2021-02-21
target/mips: Remove unused MMU definitions
Philippe Mathieu-Daudé
1
-16
/
+0
2021-01-14
target/mips: Introduce ase_msa_available() helper
Philippe Mathieu-Daudé
1
-0
/
+6
2021-01-14
target/mips/mips-defs: Introduce CPU_MIPS64 and cpu_type_is_64bit()
Philippe Mathieu-Daudé
1
-0
/
+5
2021-01-14
target/mips/addr: Add translation helpers for KSEG1
Jiaxun Yang
1
-0
/
+2
2021-01-14
target/mips: Add CP0 Config0 register definitions for MIPS3 ISA
Philippe Mathieu-Daudé
1
-1
/
+9
2020-12-17
linux-user/elfload: Introduce MIPS GET_FEATURE_REG_EQU() macro
Philippe Mathieu-Daudé
1
-0
/
+1
2020-12-13
target/mips: Introduce ase_mt_available() helper
Philippe Mathieu-Daudé
1
-0
/
+7
2020-12-13
hw/mips: Move address translation helpers to target/mips/
Philippe Mathieu-Daudé
1
-0
/
+8
2020-12-13
target/mips: Introduce cpu_supports_isa() taking CPUMIPSState argument
Philippe Mathieu-Daudé
1
-0
/
+1
2020-12-13
target/mips: Rename cpu_supports_FEAT() as cpu_type_supports_FEAT()
Philippe Mathieu-Daudé
1
-2
/
+2
2020-11-09
target/mips: Fix PageMask with variable page size
Jiaxun Yang
1
-0
/
+1
2020-10-17
target/mips/cpu: Introduce mips_cpu_create_with_clock() helper
Philippe Mathieu-Daudé
1
-0
/
+12
2020-10-17
target/mips/cpu: Allow the CPU to use dynamic frequencies
Philippe Mathieu-Daudé
1
-0
/
+4
2020-10-17
target/mips/cpu: Make cp0_count_rate a property
Philippe Mathieu-Daudé
1
-0
/
+9
2020-10-17
target/mips: Move cp0_count_ns to CPUMIPSState
Philippe Mathieu-Daudé
1
-0
/
+1
2020-06-09
target/mips: Add Loongson-3 CPU definition
Huacai Chen
1
-2
/
+30
2020-01-29
target/mips: Add implementation of GINVT instruction
Yongbok Kim
1
-1
/
+1
2020-01-29
target/mips: Amend CP0 WatchHi register implementation
Yongbok Kim
1
-1
/
+1
2020-01-15
target/mips: Use cpu_*_mmuidx_ra instead of MMU_MODE*_SUFFIX
Richard Henderson
1
-4
/
+0
2019-08-29
target/mips: Clean up handling of CP0 register 31
Aleksandar Markovic
1
-1
/
+1
2019-08-29
target/mips: Clean up handling of CP0 register 29
Aleksandar Markovic
1
-8
/
+14
2019-08-29
target/mips: Clean up handling of CP0 register 28
Aleksandar Markovic
1
-10
/
+14
2019-08-29
target/mips: Clean up handling of CP0 register 26
Aleksandar Markovic
1
-1
/
+1
2019-08-29
target/mips: Clean up handling of CP0 register 23
Aleksandar Markovic
1
-0
/
+6
2019-08-29
target/mips: Clean up handling of CP0 register 19
Aleksandar Markovic
1
-0
/
+4
2019-08-29
target/mips: Clean up handling of CP0 register 18
Aleksandar Markovic
1
-8
/
+12
2019-08-29
target/mips: Clean up handling of CP0 register 16
Aleksandar Markovic
1
-1
/
+2
2019-08-29
target/mips: Clean up handling of CP0 register 15
Aleksandar Markovic
1
-0
/
+1
2019-08-29
target/mips: Clean up handling of CP0 register 14
Aleksandar Markovic
1
-0
/
+1
2019-08-29
target/mips: Clean up handling of CP0 register 13
Aleksandar Markovic
1
-0
/
+2
2019-08-29
target/mips: Clean up handling of CP0 register 12
Aleksandar Markovic
1
-0
/
+3
2019-08-29
target/mips: Clean up handling of CP0 register 10
Aleksandar Markovic
1
-0
/
+1
2019-08-29
target/mips: Clean up handling of CP0 register 8
Aleksandar Markovic
1
-0
/
+1
2019-08-29
target/mips: Clean up handling of CP0 register 6
Aleksandar Markovic
1
-0
/
+6
2019-08-29
target/mips: Clean up handling of CP0 register 5
Aleksandar Markovic
1
-0
/
+6
2019-08-29
target/mips: Clean up handling of CP0 register 4
Aleksandar Markovic
1
-0
/
+2
2019-08-29
target/mips: Clean up handling of CP0 register 3
Aleksandar Markovic
1
-0
/
+1
2019-08-29
target/mips: Clean up handling of CP0 register 2
Aleksandar Markovic
1
-0
/
+7
2019-08-29
target/mips: Clean up handling of CP0 register 1
Aleksandar Markovic
1
-0
/
+8
2019-08-29
target/mips: Clean up handling of CP0 register 0
Aleksandar Markovic
1
-0
/
+3
2019-08-20
configure: Define target access alignment in configure
tony.nguyen@bt.com
1
-2
/
+0
2019-08-19
target/mips: rationalise softfloat includes
Alex Bennée
1
-7
/
+1
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-1
/
+0
2019-06-10
cpu: Remove CPU_COMMON
Richard Henderson
1
-2
/
+0
2019-06-10
cpu: Introduce CPUNegativeOffsetState
Richard Henderson
1
-0
/
+1
2019-06-10
cpu: Move ENV_OFFSET to exec/gen-icount.h
Richard Henderson
1
-1
/
+0
2019-06-10
target/mips: Use env_cpu, env_archcpu
Richard Henderson
1
-5
/
+0
2019-06-10
cpu: Replace ENV_GET_CPU with env_cpu
Richard Henderson
1
-2
/
+0
2019-06-10
cpu: Define ArchCPU
Richard Henderson
1
-0
/
+1
[next]