index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
cpu-defs.c.inc
Age
Commit message (
Expand
)
Author
Files
Lines
2022-11-08
target/mips: Disable DSP ASE for Octeon68XX
Jiaxun Yang
1
-2
/
+2
2022-07-12
target/mips: introduce Cavium Octeon CPU model
Pavel Dovgalyuk
1
-0
/
+28
2021-11-02
target/mips: Remove obsolete FCR0_HAS2008 comment on P5600 CPU
Philippe Mathieu-Daudé
1
-1
/
+0
2021-11-02
target/mips: Fix Loongson-3A4000 MSAIR config register
Philippe Mathieu-Daudé
1
-0
/
+1
2021-08-25
target/mips: Allow Loongson 3A1000 to use up to 48-bit VAddr
Philippe Mathieu-Daudé
1
-1
/
+1
2021-08-25
target/mips: Document Loongson-3A CPU definitions
Philippe Mathieu-Daudé
1
-2
/
+2
2021-01-14
target/mips: Remove vendor specific CPU definitions
Philippe Mathieu-Daudé
1
-5
/
+7
2021-01-14
target/mips: Remove CPU_NANOMIPS32 definition
Philippe Mathieu-Daudé
1
-2
/
+2
2021-01-14
target/mips: Move msa_reset() to msa_helper.c
Philippe Mathieu-Daudé
1
-36
/
+0
2021-01-14
target/mips: Remove now unused ASE_MSA definition
Philippe Mathieu-Daudé
1
-4
/
+4
2021-01-14
target/mips: Simplify msa_reset()
Philippe Mathieu-Daudé
1
-0
/
+4
2021-01-14
target/mips: Rename translate_init.c as cpu-defs.c
Philippe Mathieu-Daudé
1
-0
/
+1007