aboutsummaryrefslogtreecommitdiff
path: root/target/m68k
AgeCommit message (Expand)AuthorFilesLines
2018-01-08Merge remote-tracking branch 'remotes/vivier/tags/m68k-for-2.12-pull-request'...Peter Maydell8-126/+926
2018-01-04target/m68k: fix m68k_cpu_dump_state()Laurent Vivier2-4/+8
2018-01-04target/m68k: add the Interrupt Stack PointerLaurent Vivier7-17/+190
2018-01-04target/m68k: add andi/ori/eori to SR/CCRLaurent Vivier1-7/+46
2018-01-04target/m68k: add 680x0 "move to SR" instructionLaurent Vivier1-16/+22
2018-01-04target/m68k: move CCR/SR functionsLaurent Vivier1-56/+55
2018-01-04target/m68k: implement fsave/frestoreLaurent Vivier1-8/+15
2018-01-04target/m68k: add resetLaurent Vivier3-0/+24
2018-01-04target/m68k: add cpush/cinvLaurent Vivier1-0/+20
2018-01-04target/m68k: softmmu cleanupLaurent Vivier1-6/+33
2018-01-04target/m68k: add move16Laurent Vivier3-1/+82
2018-01-04target/m68k: add chk and chk2Laurent Vivier5-1/+143
2018-01-04target/m68k: manage 680x0 stack framesLaurent Vivier3-7/+164
2018-01-04target/m68k: add CPU_LOG_INT traceLaurent Vivier2-2/+123
2018-01-04target/m68k: use insn_pc to generate instruction fault addressLaurent Vivier1-20/+20
2018-01-04target/m68k: fix gen_get_ccr()Laurent Vivier1-1/+0
2018-01-04target-m68k: sync CC_OP before gen_jmp_tb()Laurent Vivier1-1/+2
2017-12-29tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*Richard Henderson1-7/+7
2017-12-27target/*helper: don't check retaddr before calling cpu_restore_stateAlex Bennée1-5/+2
2017-12-21target/m68k: fix set_cc_op()Laurent Vivier2-1/+2
2017-12-21target/m68k: add monitor.cLaurent Vivier2-0/+40
2017-12-21target/m68k: remove unused variable gen_throws_exceptionLaurent Vivier1-10/+0
2017-10-30Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell2-48/+30
2017-10-27m68k: cleanup cpu type name compositionIgor Mammedov2-48/+30
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell1-1/+1
2017-10-25disas: Remove unused flags argumentsRichard Henderson1-1/+1
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson1-5/+0
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota1-1/+1
2017-10-24target/m68k: check CF_PARALLEL instead of parallel_cpusEmilio G. Cota3-15/+31
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota1-3/+3
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson1-6/+1
2017-10-24tcg: Remove TCGV_EQUAL*Richard Henderson1-1/+1
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé1-4/+0
2017-09-10target/m68k: Switch fpu_rom from make_floatx80() to make_floatx80_init()Kamil Rytarowski1-22/+22
2017-09-06target: [tcg] Use a generic enum for DISAS_ valuesLluís Vilanova1-1/+6
2017-09-01m68k: replace cpu_m68k_init() with cpu_generic_init()Igor Mammedov3-22/+3
2017-07-31m68k/translate: fix incorrect copy/pastePhilippe Mathieu-Daudé1-1/+1
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova1-3/+2
2017-07-19target/m68k: optimize bcd_flags() using extract opPhilippe Mathieu-Daudé1-2/+1
2017-06-29target/m68k: add fmovemLaurent Vivier3-30/+189
2017-06-29target/m68k: add explicit single and double precision operations (part 2)Laurent Vivier3-8/+74
2017-06-29target/m68k: add fsglmul and fsgldivLaurent Vivier3-0/+36
2017-06-29target/m68k: add explicit single and double precision operationsLaurent Vivier3-5/+125
2017-06-29target/m68k: add fmovecrLaurent Vivier3-1/+47
2017-06-29target/m68k: add fscc.Laurent Vivier1-79/+131
2017-06-21target-m68k: add FPCR and FPSRLaurent Vivier6-119/+421
2017-06-21target-m68k: define 96bit FP registers for gdb on 680x0Laurent Vivier1-0/+45
2017-06-21target-m68k: use floatx80 internallyLaurent Vivier7-291/+509
2017-06-21target-m68k: initialize FPU registersLaurent Vivier1-1/+8
2017-06-21target-m68k: move fmove CR to a functionLaurent Vivier1-25/+31
generated by cgit v1.1 at 2024-08-21 08:21:23 +0000