aboutsummaryrefslogtreecommitdiff
path: root/target/m68k/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov1-2/+0
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov1-0/+1
2018-03-04target/m68k: add fmod/fremLaurent Vivier1-0/+1
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée1-1/+0
2018-02-14m68k: implement movep instructionPavel Dovgalyuk1-0/+1
2018-01-25target/m68k: add HMP command "info tlb"Laurent Vivier1-0/+4
2018-01-25target/m68k: add pflush/ptestLaurent Vivier1-0/+3
2018-01-25target/m68k: add movesLaurent Vivier1-2/+17
2018-01-25target/m68k: add Transparent TranslationLaurent Vivier1-0/+18
2018-01-25target/m68k: add MC68040 MMULaurent Vivier1-6/+109
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier1-1/+1
2018-01-04target/m68k: fix m68k_cpu_dump_state()Laurent Vivier1-1/+2
2018-01-04target/m68k: add the Interrupt Stack PointerLaurent Vivier1-1/+69
2018-01-04target/m68k: add move16Laurent Vivier1-0/+1
2018-01-04target/m68k: add chk and chk2Laurent Vivier1-0/+1
2018-01-04target/m68k: manage 680x0 stack framesLaurent Vivier1-0/+1
2018-01-04target/m68k: add CPU_LOG_INT traceLaurent Vivier1-0/+8
2017-12-21target/m68k: fix set_cc_op()Laurent Vivier1-1/+1
2017-10-27m68k: cleanup cpu type name compositionIgor Mammedov1-0/+3
2017-09-01m68k: replace cpu_m68k_init() with cpu_generic_init()Igor Mammedov1-2/+1
2017-06-21target-m68k: add FPCR and FPSRLaurent Vivier1-4/+39
2017-06-21target-m68k: use floatx80 internallyLaurent Vivier1-3/+12
2017-06-07target/m68k: implement rtdLaurent Vivier1-0/+1
2017-01-16Merge remote-tracking branch 'remotes/stsquad/tags/pull-tcg-common-tlb-reset-...Peter Maydell1-0/+3
2017-01-14target-m68k: Implement bitfield ops for memoryRichard Henderson1-0/+1
2017-01-13qom/cpu: move tlb_flush to cpu_common_resetAlex Bennée1-0/+3
2016-12-27target-m68k: add 680x0 divu/divs variantsLaurent Vivier1-4/+0
2016-12-20Move target-* CPU file into a target/ folderThomas Huth1-0/+308
generated by cgit v1.1 at 2024-08-15 02:35:47 +0000