aboutsummaryrefslogtreecommitdiff
path: root/target/loongarch/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2023-11-07target/loongarch: Declare QOM definitions in 'cpu-qom.h'Philippe Mathieu-Daudé1-9/+1
2023-11-07target: Unify QOM stylePhilippe Mathieu-Daudé1-4/+0
2023-11-03target/loongarch: Allow user enable/disable LSX/LASX featuresSong Gao1-0/+2
2023-10-13target/loongarch: fix ASXE flag conflictJiajie Chen1-2/+2
2023-10-03accel/tcg: Move CPUNegativeOffsetState into CPUStateRichard Henderson1-1/+0
2023-09-20target/loongarch: check_vec support check LASX instructionsSong Gao1-0/+2
2023-09-20target/loongarch: Add LASX data supportSong Gao1-11/+13
2023-08-24target/loongarch: cpu: Implement get_arch_id callbackBibo Mao1-0/+1
2023-08-24target/loongarch: Truncate high 32 bits of address in VA32 modeJiajie Chen1-1/+5
2023-08-24target/loongarch: Extract set_pc() helperJiajie Chen1-0/+5
2023-08-24target/loongarch: Add LA64 & VA32 to DisasContextJiajie Chen1-0/+13
2023-08-24target/loongarch: Add new object class for loongarch32 cpusJiajie Chen1-0/+1
2023-08-24target/loongarch: Add function to check current archJiajie Chen1-0/+10
2023-08-24target/loongarch: Introduce abstract TYPE_LOONGARCH64_CPUPhilippe Mathieu-Daudé1-0/+1
2023-07-24target/loongarch: Fix the CSRRD CPUID instruction on big endian hostsThomas Huth1-0/+1
2023-06-26target: Widen pc/cs_base in cpu_get_tb_cpu_stateAnton Johansson1-4/+2
2023-06-16hw/intc: Set physical cpuid route for LoongArch ipi deviceTianrui Zhao1-0/+2
2023-05-06target/loongarch: Implement LSX fpu arith instructionsSong Gao1-0/+4
2023-05-06target/loongarch: Add CHECK_SXE maccro for check LSX enableSong Gao1-0/+2
2023-05-06target/loongarch: Add LSX data type VRegSong Gao1-1/+20
2023-03-03target/loongarch: Implement Chip Configuraiton Version Register(0x0000)Song Gao1-0/+1
2023-02-27target/loongarch/cpu: Restrict "memory.h" header to sysemuPhilippe Mathieu-Daudé1-0/+2
2023-02-27target/loongarch/cpu: Remove unused "sysbus.h" headerBernhard Beschow1-1/+0
2022-12-16target/loongarch: Convert to 3-phase resetPeter Maydell1-2/+2
2022-11-07target/loongarch: Separate the hardware flags into MMU index and PLVRui Wang1-9/+9
2022-11-04target/loongarch: Fix emulation of float-point disable exceptionRui Wang1-0/+2
2022-11-04target/loongarch: Adjust the layout of hardware flags bit fieldsRui Wang1-1/+8
2022-11-04target/loongarch: Add exception subcodeSong Gao1-27/+31
2022-08-05target/loongarch: Fix macros SET_FPU_* in cpu.hQi Hu1-3/+15
2022-07-19hw/loongarch: Add fdt supportXiaojuan Yang1-0/+3
2022-07-04target/loongarch: Adjust functions and structure to support user-modeSong Gao1-0/+6
2022-07-04target/loongarch: remove badaddr from CPULoongArchSong Gao1-2/+0
2022-06-06hw/loongarch: Add LoongArch load elf function.Xiaojuan Yang1-0/+2
2022-06-06target/loongarch: Add LoongArch IOCSR instructionXiaojuan Yang1-0/+25
2022-06-06target/loongarch: Add constant timer supportXiaojuan Yang1-0/+4
2022-06-06target/loongarch: Add LoongArch interrupt and exception handleXiaojuan Yang1-0/+2
2022-06-06target/loongarch: Add MMU support for LoongArch CPU.Xiaojuan Yang1-0/+51
2022-06-06target/loongarch: Add CSRs definitionXiaojuan Yang1-0/+64
2022-06-06target/loongarch: Add core definitionSong Gao1-0/+243
generated by cgit v1.1 at 2025-01-13 11:36:17 +0000