index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
i386
Age
Commit message (
Expand
)
Author
Files
Lines
2024-11-06
Merge tag 'hw-misc-20241105' of https://github.com/philmd/qemu into staging
Peter Maydell
2
-76
/
+79
2024-11-05
hw/core: Make CPU topology enumeration arch-agnostic
Zhao Liu
2
-74
/
+74
2024-11-05
i386/cpu: Don't enumerate the "invalid" CPU topology level
Zhao Liu
1
-5
/
+8
2024-11-05
target/i386: Set 2-NaN propagation rule explicitly
Peter Maydell
3
-0
/
+47
2024-10-31
target/i386: Introduce GraniteRapids-v2 model
Tao Su
1
-0
/
+17
2024-10-31
target/i386: Add AVX512 state when AVX10 is supported
Tao Su
1
-1
/
+9
2024-10-31
target/i386: Add feature dependencies for AVX10
Tao Su
2
-0
/
+20
2024-10-31
target/i386: add CPUID.24 features for AVX10
Tao Su
2
-0
/
+23
2024-10-31
target/i386: add AVX10 feature and AVX10 version property
Tao Su
3
-8
/
+63
2024-10-31
target/i386: return bool from x86_cpu_filter_features
Paolo Bonzini
1
-9
/
+11
2024-10-31
target/i386: do not rely on ExtSaveArea for accelerator-supported XCR0 bits
Paolo Bonzini
2
-6
/
+31
2024-10-31
target/i386: cpu: set correct supported XCR0 features for TCG
Paolo Bonzini
1
-2
/
+4
2024-10-31
target/i386: use + to put flags together
Paolo Bonzini
1
-12
/
+12
2024-10-31
target/i386: use higher-precision arithmetic to compute CF
Paolo Bonzini
1
-0
/
+37
2024-10-31
target/i386: use compiler builtin to compute PF
Paolo Bonzini
4
-48
/
+17
2024-10-31
target/i386: make flag variables unsigned
Paolo Bonzini
1
-23
/
+23
2024-10-31
target/i386: add a note about gen_jcc1
Paolo Bonzini
1
-0
/
+4
2024-10-31
target/i386: add a few more trivial CCPrepare cases
Paolo Bonzini
1
-0
/
+3
2024-10-31
target/i386: optimize TEST+Jxx sequences
Paolo Bonzini
1
-0
/
+22
2024-10-31
target/i386: optimize computation of ZF from CC_OP_DYNAMIC
Paolo Bonzini
3
-3
/
+21
2024-10-31
target/i386: Wrap cc_op_live with a validity check
Richard Henderson
4
-7
/
+21
2024-10-31
target/i386: Introduce cc_op_size
Richard Henderson
3
-13
/
+26
2024-10-31
target/i386: Rearrange CCOp
Richard Henderson
1
-6
/
+8
2024-10-31
target/i386: remove CC_OP_CLR
Paolo Bonzini
5
-26
/
+4
2024-10-31
target/i386: Tidy cc_op_str usage
Richard Henderson
1
-6
/
+11
2024-10-31
target/i386: use tcg_gen_ext_tl when applicable
Paolo Bonzini
1
-8
/
+8
2024-10-31
target/i386/hvf: fix handling of XSAVE-related CPUID bits
Paolo Bonzini
1
-21
/
+31
2024-10-31
target/i386: Expose new feature bits in CPUID 8000_0021_EAX/EBX
Babu Moger
2
-2
/
+18
2024-10-31
target/i386: Expose bits related to SRSO vulnerability
Babu Moger
2
-4
/
+12
2024-10-31
target/i386: Add PerfMonV2 feature bit
Sandipan Das
2
-0
/
+30
2024-10-31
target/i386: Fix minor typo in NO_NESTED_DATA_BP feature bit
Babu Moger
2
-2
/
+2
2024-10-31
i386/cpu: Drop the check of phys_bits in host_cpu_realizefn()
Xiaoyao Li
1
-13
/
+3
2024-10-30
target/i386: fix CPUID check for LFENCE and SFENCE
Paolo Bonzini
1
-2
/
+2
2024-10-22
target/i386: Remove ra parameter from ptw_translate
Richard Henderson
1
-9
/
+9
2024-10-22
target/i386: Use probe_access_full_mmu in ptw_translate
Richard Henderson
1
-6
/
+4
2024-10-22
target/i386: Walk NPT in guest real mode
Alexander Graf
1
-3
/
+14
2024-10-18
Merge tag 'pull-error-2024-10-18' of https://repo.or.cz/qemu/armbru into staging
Peter Maydell
1
-32
/
+27
2024-10-18
target/i386/cpu: Improve errors for out of bounds property values
Markus Armbruster
1
-11
/
+9
2024-10-18
target/i386/cpu: Avoid mixing signed and unsigned in property setters
Markus Armbruster
1
-24
/
+21
2024-10-17
target/i386: Use only 16 and 32-bit operands for IN/OUT
Richard Henderson
1
-4
/
+4
2024-10-17
target/i386/tcg: Use DPL-level accesses for interrupts and call gates
Paolo Bonzini
1
-6
/
+11
2024-10-17
target/i386: assert that cc_op* and pc_save are preserved
Paolo Bonzini
1
-9
/
+3
2024-10-17
target/i386: list instructions still in translate.c
Paolo Bonzini
1
-0
/
+31
2024-10-17
target/i386: do not check PREFIX_LOCK in old-style decoder
Paolo Bonzini
1
-18
/
+8
2024-10-17
target/i386: convert CMPXCHG8B/CMPXCHG16B to new decoder
Paolo Bonzini
4
-129
/
+124
2024-10-17
target/i386: decode address before going back to translate.c
Paolo Bonzini
4
-118
/
+103
2024-10-17
target/i386: convert bit test instructions to new decoder
Paolo Bonzini
4
-158
/
+183
2024-10-17
target/i386: Make sure SynIC state is really updated before KVM_RUN
Vitaly Kuznetsov
1
-0
/
+1
2024-10-17
target/i386: Exclude 'hv-syndbg' from 'hv-passthrough'
Vitaly Kuznetsov
1
-2
/
+5
2024-10-17
target/i386: Fix conditional CONFIG_SYNDBG enablement
Vitaly Kuznetsov
2
-4
/
+9
[next]