index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
i386
/
tcg
Age
Commit message (
Expand
)
Author
Files
Lines
2023-09-26
target/i386/svm_helper: eliminate duplicate local variable
Paolo Bonzini
1
-2
/
+0
2023-09-26
target/i386/seg_helper: remove shadowed variable
Paolo Bonzini
1
-12
/
+10
2023-09-26
target/i386/seg_helper: introduce tss_set_busy
Paolo Bonzini
1
-14
/
+17
2023-09-26
target/i386/translate: avoid shadowed local variables
Paolo Bonzini
1
-3
/
+1
2023-09-20
i386: spelling fixes
Michael Tokarev
1
-4
/
+4
2023-09-07
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Stefan Hajnoczi
5
-12
/
+54
2023-09-01
target/i386: fix memory operand size for CVTPS2PD
Paolo Bonzini
2
-7
/
+37
2023-09-01
target/i386: generalize operand size "ph" for use in CVTPS2PD
Paolo Bonzini
2
-4
/
+4
2023-09-01
target/i386: raise FERR interrupt with iothread locked
Paolo Bonzini
2
-1
/
+13
2023-08-31
target/translate: Include missing 'exec/cpu_ldst.h' header
Philippe Mathieu-Daudé
2
-0
/
+2
2023-08-04
target/i386: Check CR0.TS before enter_mmx
Matt Borgerson
1
-4
/
+6
2023-06-29
target/i386: emulate 64-bit ring 0 for linux-user if LM feature is set
Paolo Bonzini
1
-2
/
+4
2023-06-26
target/i386: implement SYSCALL/SYSRET in 32-bit emulators
Paolo Bonzini
4
-9
/
+9
2023-06-26
target/i386: implement RDPID in TCG
Paolo Bonzini
2
-11
/
+34
2023-06-26
target/i386: sysret and sysexit are privileged
Paolo Bonzini
1
-2
/
+2
2023-06-26
target/i386: AMD only supports SYSENTER/SYSEXIT in 32-bit mode
Paolo Bonzini
1
-4
/
+6
2023-06-26
target/i386: Intel only supports SYSCALL/SYSRET in long mode
Paolo Bonzini
1
-1
/
+8
2023-06-26
target/i386: TCG supports WBNOINVD
Paolo Bonzini
1
-1
/
+1
2023-06-26
target/i386: do not accept RDSEED if CPUID bit absent
Paolo Bonzini
1
-0
/
+8
2023-06-26
target/i386: fix INVD vmexit
Paolo Bonzini
1
-1
/
+1
2023-06-20
meson: Replace softmmu_ss -> system_ss
Philippe Mathieu-Daudé
1
-1
/
+1
2023-06-20
meson: Replace CONFIG_SOFTMMU -> CONFIG_SYSTEM_ONLY
Philippe Mathieu-Daudé
1
-1
/
+1
2023-06-20
target/i386: Simplify i386_tr_init_disas_context()
Philippe Mathieu-Daudé
1
-3
/
+0
2023-06-13
target/i386: Rename helper template headers as '.h.inc'
Philippe Mathieu-Daudé
5
-8
/
+531
2023-06-05
accel/tcg: Introduce translator_io_start
Richard Henderson
1
-42
/
+10
2023-06-05
tcg: Pass TCGHelperInfo to tcg_gen_callN
Richard Henderson
1
-0
/
+5
2023-05-18
target/i386: Fix exception classes for MOVNTPS/MOVNTPD.
Ricky Zhou
1
-2
/
+3
2023-05-18
target/i386: Fix exception classes for SSE/AVX instructions.
Ricky Zhou
1
-23
/
+23
2023-05-18
target/i386: Fix and add some comments next to SSE/AVX instructions.
Ricky Zhou
1
-12
/
+12
2023-05-18
target/i386: fix avx2 instructions vzeroall and vpermdq
Xinyu Li
1
-1
/
+1
2023-05-18
target/i386: fix operand size for VCOMI/VUCOMI instructions
Paolo Bonzini
1
-2
/
+13
2023-04-23
tcg: Replace tcg_abort with g_assert_not_reached
Richard Henderson
1
-10
/
+10
2023-04-20
target/i386: Avoid unreachable variable declaration in mmu_translate()
Peter Maydell
1
-1
/
+1
2023-03-13
target/i386: Avoid use of tcg_const_* throughout
Richard Henderson
1
-41
/
+42
2023-03-05
target/i386: Simplify POPF
Richard Henderson
1
-44
/
+11
2023-03-05
target/i386: Drop tcg_temp_free
Richard Henderson
3
-62
/
+0
2023-03-01
target/i386: Don't use tcg_temp_local_new
Richard Henderson
1
-18
/
+9
2023-03-01
accel/tcg: Pass max_insn to gen_intermediate_code by pointer
Richard Henderson
1
-1
/
+1
2023-03-01
target/i386: Replace `tb_pc()` with `tb->pc`
Anton Johansson
1
-1
/
+1
2023-03-01
target/i386: Replace `TARGET_TB_PCREL` with `CF_PCREL`
Anton Johansson
2
-16
/
+16
2023-02-28
accel/tcg: Add 'size' param to probe_access_full
Richard Henderson
1
-2
/
+2
2023-02-27
target/i386: Fix BZHI instruction
Richard Henderson
1
-7
/
+7
2023-02-16
target/i386: Fix 32-bit AD[CO]X insns in 64-bit mode
Richard Henderson
1
-0
/
+2
2023-02-11
target/i386: fix ADOX followed by ADCX
Paolo Bonzini
1
-9
/
+11
2023-02-11
target/i386: Fix C flag for BLSI, BLSMSK, BLSR
Richard Henderson
1
-0
/
+3
2023-02-11
target/i386: Fix BEXTR instruction
Richard Henderson
1
-11
/
+11
2023-02-04
target/i386: Inline cmpxchg16b
Richard Henderson
2
-74
/
+39
2023-02-04
target/i386: Inline cmpxchg8b
Richard Henderson
2
-62
/
+49
2023-02-04
target/i386: Split out gen_cmpxchg8b, gen_cmpxchg16b
Richard Henderson
1
-17
/
+31
2023-01-11
target/i386: fix operand size of unary SSE operations
Paolo Bonzini
1
-5
/
+6
[next]