aboutsummaryrefslogtreecommitdiff
path: root/target/i386/tcg
AgeCommit message (Expand)AuthorFilesLines
2022-03-15target/i386: Throw a #SS when loading a non-canonical ISTGareth Webb2-38/+50
2022-03-15target/i386: only include bits in pg_mode if they are not ignoredPaolo Bonzini1-17/+17
2022-03-06target/i386/tcg/sysemu: Include missing 'exec/exec-all.h' headerPhilippe Mathieu-Daudé2-0/+2
2022-02-22Merge remote-tracking branch 'remotes/thuth-gitlab/tags/pull-request-2022-02-...Peter Maydell4-0/+4
2022-02-21exec/exec-all: Move 'qemu/log.h' include in units requiring itPhilippe Mathieu-Daudé4-0/+4
2022-02-16target/i386: add TCG support for UMIPGareth Webb1-0/+15
2022-02-09target/i386: use CPU_LOG_INT for IRQ servicingAlex Bennée1-2/+2
2022-01-08exec/memop: Adding signedness to quad definitionsFrédéric Pétrot2-19/+19
2021-12-15target/i386: Use assert() to sanity-check b1 in SSE decodePeter Maydell1-9/+3
2021-11-08target-i386: mmu: fix handling of noncanonical virtual addressesPaolo Bonzini1-9/+12
2021-11-08target-i386: mmu: use pg_mode instead of HF_LMA_MASKPaolo Bonzini1-2/+2
2021-11-02target/i386: Implement x86_cpu_record_sigsegvRichard Henderson3-7/+25
2021-10-15target/i386: Drop check for singlestep_enabledRichard Henderson2-11/+1
2021-10-15target/i386: Check CF_NO_GOTO_TB for dc->jmp_optRichard Henderson1-2/+3
2021-10-13target/i386: Use MO_128 for 16 byte atomicsRichard Henderson1-1/+1
2021-10-05tcg: Rename TCGMemOpIdx to MemOpIdxRichard Henderson1-2/+2
2021-09-14target/i386: Move x86_cpu_exec_interrupt() under sysemu/ folderPhilippe Mathieu-Daudé2-64/+62
2021-09-14target/i386: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé3-9/+5
2021-09-14accel/tcg: Rename user-mode do_interrupt hack as fake_user_interruptPhilippe Mathieu-Daudé1-2/+4
2021-09-14target/i386: Simplify TARGET_X86_64 #ifdef'ryPhilippe Mathieu-Daudé1-3/+1
2021-09-14accel/tcg: Add DisasContextBase argument to translator_ld*Ilya Leoshkevich1-5/+5
2021-09-13target/i386: Added vVMLOAD and vVMSAVE featureLara Lazier2-1/+30
2021-09-13target/i386: Added changed priority check for VIRQLara Lazier2-15/+7
2021-09-13target/i386: Added ignore TPR check in ctl_has_irqLara Lazier1-0/+5
2021-09-13target/i386: Added VGIF V_IRQ masking capabilityLara Lazier1-0/+12
2021-09-13target/i386: Moved int_ctl into CPUX86State structureLara Lazier3-36/+18
2021-09-13target/i386: Added VGIF featureLara Lazier1-2/+29
2021-09-13target/i386: VMRUN and VMLOAD canonicalizationsLara Lazier1-10/+17
2021-08-13target/i386: Fixed size of constant for WindowsLara Lazier2-2/+2
2021-07-29target/i386: fix typo in ctl_has_irqPaolo Bonzini1-1/+1
2021-07-29target/i386: Added consistency checks for event injectionLara Lazier1-0/+6
2021-07-23i386: do not call cpudef-only models functions for max, host, baseClaudio Fontana1-3/+8
2021-07-23target/i386: Added consistency checks for CR3Lara Lazier2-3/+14
2021-07-22Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell2-4/+59
2021-07-22target/i386: Added consistency checks for EFERLara Lazier1-0/+39
2021-07-22target/i386: Added consistency checks for CR4Lara Lazier2-3/+9
2021-07-22target/i386: Added V_INTR_PRIO check to virtual interruptsLara Lazier1-1/+11
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson1-28/+0
2021-07-21target/i386: Implement debug_check_breakpointRichard Henderson1-0/+12
2021-07-21tcg: Rename helper_atomic_*_mmu and provide for user-onlyRichard Henderson1-13/+2
2021-07-13target/i386: Correct implementation for FCS, FIP, FDS and FDPZiqiao Kong2-9/+54
2021-07-13target/i386: Split out do_fninitRichard Henderson1-14/+8
2021-07-13target/i386: Trivial code motion and code style fixZiqiao Kong1-435/+446
2021-07-13target/i386: Tidy hw_breakpoint_removeDmitry Voronetskiy1-2/+2
2021-07-12Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210710' into...Peter Maydell2-22/+5
2021-07-09target/i386: Use cpu_breakpoint_test in breakpoint_handlerRichard Henderson1-9/+3
2021-07-09target/i386: Use translator_use_goto_tbRichard Henderson1-12/+2
2021-07-09tcg: Avoid including 'trace-tcg.h' in target translate.cPhilippe Mathieu-Daudé1-1/+0
2021-07-09target/i386: fix exceptions for MOV to DRPaolo Bonzini4-41/+32
2021-07-09target/i386: Added DR6 and DR7 consistency checksLara Lazier1-1/+8