index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
i386
/
tcg
/
helper-tcg.h
Age
Commit message (
Expand
)
Author
Files
Lines
2022-09-18
target/i386: Raise #GP on unaligned m128 accesses when required.
Paolo Bonzini
1
-11
/
+17
2022-04-21
compiler.h: replace QEMU_NORETURN with G_NORETURN
Marc-André Lureau
1
-12
/
+12
2021-11-02
target/i386: Implement x86_cpu_record_sigsegv
Richard Henderson
1
-0
/
+6
2021-09-14
target/i386: Restrict cpu_exec_interrupt() handler to sysemu
Philippe Mathieu-Daudé
1
-0
/
+2
2021-05-19
target/i386: Move invlpg, hlt, monitor, mwait to sysemu
Richard Henderson
1
-0
/
+1
2021-05-19
target/i386: Remove user stub for cpu_vmexit
Richard Henderson
1
-1
/
+3
2021-05-10
i386: split seg_helper into user-only and sysemu parts
Claudio Fontana
1
-0
/
+5
2021-05-10
i386: move TCG bpt_helper into sysemu/
Claudio Fontana
1
-0
/
+3
2021-03-19
target/i386: svm: do not discard high 32 bits of EXITINFO1
Paolo Bonzini
1
-1
/
+1
2021-03-19
target/i386: allow modifying TCG phys-addr-bits
Paolo Bonzini
1
-8
/
+4
2020-12-16
i386: tcg: remove inline from cpu_load_eflags
Claudio Fontana
1
-13
/
+2
2020-12-16
i386: move TCG cpu class initialization to tcg/
Claudio Fontana
1
-0
/
+106