index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
i386
/
tcg
/
decode-new.h
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-10
target/i386: move prefetch and multi-byte UD/NOP to new decoder
Paolo Bonzini
1
-0
/
+1
2024-05-07
target/i386: move remaining conditional operations to new decoder
Paolo Bonzini
1
-0
/
+1
2024-05-07
target/i386: move C0-FF opcodes to new decoder (except for x87)
Paolo Bonzini
1
-0
/
+2
2024-05-07
target/i386: move 60-BF opcodes to new decoder
Paolo Bonzini
1
-0
/
+3
2024-05-07
target/i386: allow instructions with more than one immediate
Paolo Bonzini
1
-5
/
+12
2023-12-29
target/i386: implement CMPccXADD
Paolo Bonzini
1
-0
/
+1
2023-12-29
target/i386: introduce flags writeback mechanism
Paolo Bonzini
1
-0
/
+4
2023-12-29
target/i386: add X86_SPECIALs for MOVSX and MOVZX
Paolo Bonzini
1
-0
/
+4
2023-12-29
target/i386: rename zext0/zext2 and make them closer to the manual
Paolo Bonzini
1
-4
/
+13
2023-12-29
target/i386: reimplement check for validity of LOCK prefix
Paolo Bonzini
1
-0
/
+3
2023-10-25
target/i386: validate VEX.W for AVX instructions
Paolo Bonzini
1
-0
/
+6
2023-10-25
target/i386: group common checks in the decoding phase
Paolo Bonzini
1
-8
/
+21
2023-10-25
target/i386: implement SHA instructions
Paolo Bonzini
1
-0
/
+1
2023-09-01
target/i386: generalize operand size "ph" for use in CVTPS2PD
Paolo Bonzini
1
-1
/
+1
2022-10-22
target/i386: implement FMA instructions
Paolo Bonzini
1
-0
/
+1
2022-10-20
target/i386: implement F16C instructions
Paolo Bonzini
1
-0
/
+2
2022-10-18
target/i386: move 3DNow to the new decoder
Paolo Bonzini
1
-0
/
+1
2022-10-18
target/i386: reimplement 0x0f 0x38, add AVX
Paolo Bonzini
1
-0
/
+6
2022-10-18
target/i386: reimplement 0x0f 0xd0-0xd7, 0xe0-0xe7, 0xf0-0xf7, add AVX
Paolo Bonzini
1
-0
/
+1
2022-10-18
target/i386: validate SSE prefixes directly in the decoding table
Paolo Bonzini
1
-0
/
+1
2022-10-18
target/i386: validate VEX prefixes via the instructions' exception classes
Paolo Bonzini
1
-0
/
+32
2022-10-18
target/i386: add CPUID feature checks to new decoder
Paolo Bonzini
1
-0
/
+20
2022-10-18
target/i386: add ALU load/writeback core
Paolo Bonzini
1
-0
/
+7
2022-10-18
target/i386: add core of new i386 decoder
Paolo Bonzini
1
-0
/
+181