aboutsummaryrefslogtreecommitdiff
path: root/target/i386/ops_sse.h
AgeCommit message (Expand)AuthorFilesLines
2024-05-25target/i386: set CC_OP in helpers if they want CC_OP_EFLAGSPaolo Bonzini1-0/+8
2023-10-25target/i386: implement SHA instructionsPaolo Bonzini1-0/+128
2023-09-15target/i386: Use clmul_64Richard Henderson1-31/+9
2023-07-08target/i386: Use aesdec_ISB_ISR_IMC_AKRichard Henderson1-10/+6
2023-07-08target/i386: Use aesenc_SB_SR_MC_AKRichard Henderson1-9/+5
2023-07-08target/i386: Use aesdec_IMCRichard Henderson1-8/+3
2023-07-08target/i386: Use aesdec_ISB_ISR_AKRichard Henderson1-5/+5
2023-07-08target/i386: Use aesenc_SB_SR_AKRichard Henderson1-5/+6
2023-05-18target/i386: fix avx2 instructions vzeroall and vpermdqXinyu Li1-0/+8
2023-01-11target/i386: Remove compilation errors when -Werror=maybe-uninitializedEric Auger1-0/+4
2022-10-22target/i386: implement FMA instructionsPaolo Bonzini1-0/+27
2022-10-20target/i386: implement F16C instructionsPaolo Bonzini1-0/+29
2022-10-20target/i386: introduce function to set rounding mode from FPCW or MXCSR bitsPaolo Bonzini1-56/+4
2022-10-18target/i386: remove old SSE decoderPaolo Bonzini1-124/+0
2022-10-18target/i386: reimplement 0x0f 0x10-0x17, add AVXPaolo Bonzini1-0/+7
2022-10-18target/i386: reimplement 0x0f 0x38, add AVXPaolo Bonzini1-1/+187
2022-10-18target/i386: reimplement 0x0f 0x3a, add AVXPaolo Bonzini1-0/+95
2022-10-18target/i386: clarify (un)signedness of immediates from 0F3Ah opcodesPaolo Bonzini1-4/+4
2022-10-18target/i386: Introduce 256-bit vector helpersPaolo Bonzini1-0/+5
2022-10-18target/i386: implement additional AVX comparison operatorsPaolo Bonzini1-0/+38
2022-10-18target/i386: provide 3-operand versions of unary scalar helpersPaolo Bonzini1-8/+40
2022-10-18target/i386: support operand merging in binary scalar helpersPaolo Bonzini1-0/+16
2022-10-18target/i386: extend helpers to support VEX.V 3- and 4- operand encodingsPaolo Bonzini1-107/+66
2022-09-19target/i386: fix INSERTQ implementationPaolo Bonzini1-5/+5
2022-09-19target/i386: correctly mask SSE4a bit indices in register operandsPaolo Bonzini1-2/+2
2022-09-01target/i386: AVX+AES helpers prepPaul Brook1-19/+22
2022-09-01target/i386: AVX pclmulqdq prepPaul Brook1-7/+22
2022-09-01target/i386: Rewrite blendv helpersPaul Brook1-62/+24
2022-09-01target/i386: Misc AVX helper prepPaul Brook1-49/+94
2022-09-01target/i386: Destructive FP helpers for AVXPaul Brook1-58/+43
2022-09-01target/i386: Dot product AVX helper prepPaul Brook1-35/+45
2022-09-01target/i386: reimplement AVX comparison helpersPaul Brook1-47/+56
2022-09-01target/i386: Floating point arithmetic helper AVX prepPaul Brook1-41/+87
2022-09-01target/i386: Destructive vector helpers for AVXPaul Brook1-301/+269
2022-09-01target/i386: Misc integer AVX helper prepPaul Brook1-86/+82
2022-09-01target/i386: Rewrite simple integer vector helpersPaul Brook1-54/+27
2022-09-01target/i386: Rewrite vector shift helperPaul Brook1-131/+108
2022-09-01target/i386: rewrite destructive 3DNow operationsPaolo Bonzini1-16/+16
2022-09-01target/i386: Add size suffix to vector FP helpersPaolo Bonzini1-24/+24
2022-09-01target/i386: DPPS rounding fixPaolo Bonzini1-32/+35
2022-09-01target/i386: fix PHSUB* instructions with dest=srcPaolo Bonzini1-20/+29
2022-04-28i386: pcmpestr 64-bit sign extension bugPaul Brook1-11/+9
2022-04-13target/i386: do not access beyond the low 128 bits of SSE registersPaolo Bonzini1-28/+47
2020-11-15x86 tcg cpus: Fix Lesser GPL version numberChetan Pant1-1/+1
2020-07-10target/i386: fix IEEE SSE floating-point exception raisingJoseph Myers1-12/+16
2020-06-12target/i386: correct fix for pcmpxstrx substring searchJoseph Myers1-2/+2
2020-06-10target/i386: fix phadd* with identical destination and source registerJanne Grunau1-20/+33
2020-05-19softfloat: Name compare relation enumRichard Henderson1-4/+4
2019-08-20target/i386: Return 'indefinite integer value' for invalid SSE fp->int conver...Peter Maydell1-28/+60
2017-09-19target/i386: fix phminposuw in-place operationJoseph Myers1-3/+3
generated by cgit v1.1 at 2024-12-25 06:49:00 +0000